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A BSTRACT 
In this resea rch, improved analog circuits are implemented using VLSI 
technology by combining the properties of switched capacitors and composite 
amplifiers . This combined design solves some of the problems of the single 
operational amplifier (OAl such as finite de ga in , limited bandwidth and lower 
slew rate, as well as enhancing the overall network passive and active 
sensitivities. For the first time, a theoretical analysis was conducted in a newly· 
defined discrete transform domain. The analysis was used to justify the circuits 
that were fi rst designed in the continuous domain and also debug the initial 
attempts that were made to bu ild an analog chip . The switched capacitor design 
is implemented using both the toggle switched inverter and the modified open 
floating resistor techniques. The composite OA is implemented using the 
C20A-, design oul of all the CNOA·i possibilities. The two alternatives , together 
with two single CMOS OAs that were added for comparison reasons, are 
produced on a single analog/digital microchip. The digital part includes the 
two-phase non-overlapping clock and prog rammable switches. It is isolated from 
the analog part using a low-noise design technique. Sufficient simulations were 
made to anticipate results in positive and negative finite gain configurations, 
and also to evaluate the two different techniques. Finally, neural netwo~s 
applications of the ch ip are suggested evoking thoughts for the advantages 
of this promising technique. 
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The operational amplifier (OA) is one of the most important analog 
integrated circui ts since it has widespread use throughout most applications. 
Its popularity explains the literally hundreds of OAs avai lable . offering various 
performance trade-ofts. Speed, accuracy, gain and bandwidth are some of the 
trade-offs , and the ir investigation challenges the technology prog ress. Fu rther-
more the possibility of its implementation using a Very la rge Scale Integ rated 
(VLSI) process, wi th feature sizes in the vicin ity of 1 pm, increases the packi ng 
density, with subsequent decreases in the cost of complex integrated circuits 
The Composite Operational Amplifier (CNOA-i) , where N is the number of 
OAs In the design, is a compact design circuit that considerably improves 
most limiting factors in the non-ideal performance of the OA. Combining the 
CNOAs in a parasitic-free switched-capacitor network allows for circuit im-
plementation on a single VLSI chip, as weI! as providing considerable per-
formance improvement and bandwidth extension over the sing le OA. This 
combination has direct applications in AID and O/A conversion, dig ita l com-
munications, filtering. signal processing, speech processing, modulator-
demodulator circuitry, HOlY, and neural network implementation, to name a 
few. 
This thesis proposes to conduct for the first time a theoretical analy-
sis using a newly defined discrete transformation. The purpose is to mathe-
matically justify the advantages of the initial analog circuit when combined with 
switched capacitors into a single stray insensitive design, and also to debug the 
first attempts that were made to build an analog chip. The microchip im-
plementation will be rea lized using a low-noise VLSI full-custom process. 
Thus, this thesis intends to offer a complete methodology about designing 
switched capacitor analog/digital microchips. and then reveal their advanta-
geous use in increased accuracy, small area, neural networks applications. 
B. EXISTING PROBLEMS AND SOLUTIONS 
For the theoretical foundation of circuits, one stumbles into the deri-
vation of transfer functions that may be very complicated and that can be 
handled only with an advanced mathematical software package in order to 
minimize the human error probabilities 
For the VLSI implementation, the amount of noise injected from the 
dig ital portion of the circuit must be isolated from the analog part. Th is 
leads to the application of special design techniques, layout topologies, and 
the use of a fabrication process optimized for analog/digital microchips. 
Latchup is another problem one, which is prevented by use of substrate con-
tacts ot the appropriate type in every well and some other relatively simple 
design considerations. 
Finally, maximum information will be extracted, using the available simu-
tation tools, such as SPICE. 
C, THESIS ORGANIZATION 
The goal of ihis thesis was to standardize the steps that lead from 
the design and mathematical evaluation to the fabrication of a stray insensi-
tive switched capacitor composite operational amplifier on a sing le CMOS 
microchip. The use and limitations of all operational amplifiers will be dis-
cussed in the second chapte r. The CMOS operational amplifier is going to 
be briefly introduced in the third chapter and compared to the bipolar 
amplifier. The generation of composite operational amplifiers will be ex-
plained in the fourth chapter. Switched capacitor networks will be pre-
sented in the fifth chapter. The sixth chapter will analyze in detail all 
the theory behind the switched capacitor composite amplifier C20A-1, and 
will derive the different configuration tra nsfer functions. The difficulties 
faced, the given solutions, and the complete implementation of the microchip 
are discussed in the seventh chapter. The applications of the switched ca-
pacitor and analog VLSI philosophy into the promising domain of neural net-
works are listed in the eighth chapter. Finally, conclusions developed from 
this thesis are presented in the ninth chapter along with recommendations 
for future research. 
II. OPERATIONAL AMPLIFIERS 
A. WHAT IS AN OP AMP, WHERE AND WHY IT IS USED? 
Although the variety of standard and special-purpose custom inte-
grated circuits that fall into the analog category is almost limitless. a few 
standard circuits stand out as perhaps having the widest application in 
systems of various kinds. These include operational amplifiers (OAs), volt-
age regu lators, phase-locked loops, and AiD and D/A converters. In this 
chapter. the importance of the operational amplifier will be underlined 
Most analog integrated circuits consist primarily of OAs connected in such 
a way as to perform the desired function. 
An ideal operational amplifier is a differential input . single-ended out-
put amplifier with infinite gain. infinite input resistance. zero input reac-
tavce , and zero output impedance. The general-purpose bipolar monolithic 
operationa l amplifier type 741 , which is shown in Figure 2.1. has been 
used in various different configurations or setups. In Figures 2.2,2.3, 2.4, 2.5, 
2.6, 2.7 , and 2.8 respectively, we see the inverting, non-inverting . voltage-
follower (or buffer), differential, logarithmic, integrator and differentiator con-
figurations, which are some of the most important in building analog 
blocks . The widespread use of the OA can be traced to the ease of under-
standing its parts. It behaves much like the ideal characteristics. a fact that 
makes it easy to implement a given design. 
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Figure 2.8 Differentiator Configuralion 
8. INTRODUCTION TO FEEDBACK CONCEPTS 
Virtually all operational amplifier applications rely on the principles of 
feedback. The generalized feedback amplifier is shown in Figure 2.9. The 
block labeled K is called the forwa rd or basic amplifier, and the block la-
beled F is called the feedback network. The gain of the amplifier. when the 
feedback network is nol present, is called the open-loop gain (K) of the 
amplifier. The function of the feedback network is to sense the output 5ig-
nal (Sout) and develop a feedback signal (Sib), which is equal to F'Sout. 
where F is usually less than unity. This feedback signal is subtracted from 
the input signal Sinp, and the difference Serr is applied to the basic amplifier. 
Figure 2.9 A Conceptual Feedback Amplifier 
The gain of the system when the feedback network is present is 
called the closed-loop ga in The transfer function is 
(2.1) 
where as the product of K*F. which is called the loop gain T, becomes 
very large then 
(2.2) 
Since the feedback network is composed of passive components. the 
value of F can be set to an arbitrary degree of accuracy and will estab-
lish the gain at a value of 1/F. independent of any variations in the open-
loop gain (K) (This is the ideal case, in reality we need to internally 
compensate in order to maintain the desired stability) . This independence of 
the closed-loop performance. from the parameters of the active amplifier. is 
the primary motivating factor in the wide use of operational amplifiers as ae-
live elements in analog circuits. 
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C. DEVIATIONS FROM IDEALITY IN REAL OPERATIONAL 
AMPLIFIERS 
Real operational amplifiers deviate from ideal behavior in significant 
ways. The principal effects of these deviations are the limits in the fre-
quency range of the signals that can be accurately amplified, the place-
ment of a lower limit on the magnitude of a dc signal that can be 
detected , and of an upper lim it on the independence magn itude of the 
passive elements that can be used in the feedback network with the 
amplifier. The fo llowing list is a summary of the non-ideal characteristics , 
which are analytical ly presented in reference 15. 
1. Input bias current 
Theoretically, input bias current should be zero Typical values are 10 
to 100 nA for bipolar input devices, 1 to 10 pA for JFET input devices and 
less than 0.001 pA for MOSFET input devices. 
2. Input offset current 
The current wh ich when applied at the input , provides a zero output 
current is called input offset current. For the emitter-coupled pair, the two input 
bias currents will be equal only if the two transistors have the same beta (13) 
parameters. This aspect of circuit performance is characterized by the input 
offset current, defined as the difference of the two base currents. 
3. Input offset voltage 
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Input offset voltage is the voltage which when applied to one of the in~ 
puts of the OA, produces a zero output voltage. It ranges from 0.1 to 2 mV for 
bipolar input devices and 1 to 20 mV for FET input devices. 
4. Common mode rejection ratio (CMRR) 
Theoretically the CMRR should be infinity. For a CMRR of 10~ , or 
80 dB, a 10 Volt common-mode signal produces a 1 mVolt change in the in-
put offset voltage, according to the equation 
CMRR = d~::::;~J ::o,:e g~;~n ~ (ev HV"~I ::1 "put I Va 0)-1 (2.3) 
The CMRR is usually expressed in dB (multiplied 20 times the logarithm of 
the ratio), and is a measure of an operational amplifier's ability to reject 
signals such as noise that is which are simultaneously present at both inputs 
5. Input impedance 
Input impedance is the ratio of input voltage to input current Theoreti-
cally, it should be infinity. Typically, it ranges from 100 KO to 2 MO 
6. Output impedance 
Output impedance is the ratio of open-circuit output voltage to short 
circuit output current Theoretically, it should be zero. Typically, it ranges 
from 40 to 100 0 
7. Frequency response 
The bandwidth of an operational amplifier is the range of frequen-
cies over which the device is able to provide its rated gain. Due to the 
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existence of pa rasitic capacitances, the open-loop transfer fu nction of an 
OA has additional poles which negatively effect the phase margin. The 
process of modifying the open-roop transfer funct ion A(s) of an OA having 
three or more poles so that the closed-loop amplifier is stable for any de-
sired value of closed loop gain is called compensation. The simplest and 
most common method is to reduce the bandwidth of the amplifier (often 
calted narrowbanding). That is . a dominant pole is deliberately introduced 
into the amplifier to force the phase shift to be less than -180Q when the 
loop gain is unity. This involves a direct sacrifice of the frequency capabil-
ity of the amplifier, and is rea lized by adding capacitance. usually between 
the collectors of the input stage [Ref. 15: pp 607 - 613] . 
8. Slew rate 
Slew rate is the rate of change of the output voltage with time, in 
response to a perfect step-function input. Typically, it is on the orde r of a 
few volts per micro second. 
9. Fin ite DC gain 
Theoretically, finite DC gain should be infin ity. Actual values range 
from 100 to 10 6 . 
10.Finite linear range 
Finite li near ra nge is the maximum value for the output voltage without 
clipping , and is usually limited to a few volts below the dc supply voltage applied 
13 
III. MOS OPERATIONAL AMPLIFIERS 
A. MOS INTEGRATED CIRCUITS, ADVANTAGES AND USE 
MOS integrated circuits are les whose circuitry utilize only MOSFET 
(metal-oxide-semiconductor field effect transistors) devices with virtually no 
resistors, diodes, bipolar transistors, or other components . Their popularity is 
rapidly increasing because MOSFET elements permit greater complexity 
than bipola r elements. This means more circuitry and hence more gates 
and tlip flops in the same area of a semiconductor chip. This ab ility to jam 
more functions into a tiny piece of silicon "real estate " is the key to 
more economical integrated circuits. Indeed, this continuing tren d toward 
greater and greater complexity is an important key to progress in electron-
ics. As far as the function of the MOSFET is concerned, one can simply 
say that it behaves much like a PNP transistor. But, whereas the PNP 
transistor is turned on by current applied to the control termina l (the base), 
the MOSFET is turned on by voltage appl ied to its gate The name "fie ld 
effect" applied to this type of transistor refers to the way it is turned on 
by the effect of the electric field created by the gate voltage [Ref. 28J . 
The use of MOS transistors as klad elements, in place of resistors, 
and because the MOSFET requ ires a much smaller silicon area than a 
BJT, MOS amplifiers can be economically implemented in Very Large 
Scale Integrated Circuits (VLSI) 
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B. CLASSIFICATION OF MOS AMPLIFIERS 
There are basica lly two different MOS integrated circu it technologies, 
NMOS and CMOS. NMOS refers to MOS integrated circuits that are based 
entirely on n-channel MOS transistors. The majority of these transistors are 
of the enhancement type; depletion-type transistors are used mostly as 
load devices. Complimentary Ma S (CMOS) technology is based on using 
both n-channel and p-channel devices, all of which are of the enhance-
ment type. The availability of both device polarities makes it easier to de-
sign high-qua lity circuits in CMOS. In fact, at the present time, CMOS is 
by far the most popular technology for digita l integrated ci rcuits and is 
rivaling bipolar technology for analog applications. The NMOS techn ology, 
though not as convenient for the circuit designer, currently offers the high-
est possible functional density, a very fast silicon implementation and it re-
quires fewer processing steps than CMOS. Both are used in the design of 
VlSI circui ts. For this research , the use of the CMOS technology has 
been chosen. As il will be explained later, the purpose of Ihe technology 
used is to fulfi ll the needs for an analog sampled data system. The 
reader may know that the SiCMOS technology is also very attractive 
because one can get combined advantages, but this is outside the 
scope of this investigation. 
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C. DERIVATION OF MOS AMPLIFIERS FROM BIPOLAR. 
The basic topology used for most bipolar-transistor OAs is shown 
in simplified form in Figure 3.1. A differential input stage drives an active 
load. followed by a second gain stage. An output stage may be added for 
driving heavy loads off-chip . One must note that in the case of the 741 
OA, high performance npn devices are added to improve the performance 
of the lateral pnp devices in the input stage. 
Figure 3.1 Bipolar Implementation of a Two Stage OA 
r--, 
~f-
Figure 3.2 CMOS Implementation of a Two Stage OA 
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The most widely used approach for the implementation of CMOS OAs 
is derived from Figure 3,1 and is shown in Figure 3.2 This circuit con-
figuration provides good common-mode range, output swing , voltage gain, 
and CMRR in a simple circuit thai can be compensated with a single 
capacitor. 
The voltage ga in of the CMOS amplifier can be found by considering 
the two stages separately, since the second stage is not loading the fi rst 
stage due to the essentially infinite input impedance of the MOS de-
vices. The overall voltage gain is a strong function of the bias point 
chosen for the devices and the channel length of the transistors used. 
This means that we can increase it by either increasing the channel 
length of the devices used or by reducing the bias current. Both of these 
changes degrade the frequency response of the amplifier. Thus, fundamen-
tal trade-offs occur between frequency response, gain and offset vollage in 
CMOS OA design 
Several alternative circuit approaches have evolved that optimize ce r-
tain aspects of the performance of the amplifier. These are : 
(1) Improving voltage gain by using cascodes; 
(2) Use of common-source-common-gate amplifiers. 
17 
D. PERFORMANCE COMPARISONS 
As stated before, one of the main reasons that we prefer the CMOS 
operational amplifiers is the ease they offer in the design of integrated 
circuits and the reduction in size . But. what about the rest of the ir non-ideal 
characteristics compared to bipolar amplifiers? The available comparison 
data are listed in Table 3.1 . 
As one can see from the this Table. bipolar operational amplifiers 
better than CMOS in some aspects. This is especially true in gain 
which is larger, and noise which is ten times lower, than CMOS. They are 
worse in the input bias current and input impedance. In practice, MOSFET 
gates, when connected through package pins to the outside world, must 
be protected against damage by static electricity. This is typically 
achieved by connecting back-biased clamping diodes from supply and ground 
to the gate. Thus, the effective input leakage currents are determined by 
the junction leakage and are of the order of picoamps even for MOSFETs. 
However. there is no need for protection in the internal design of the 
chip. and MOSFET amplifiers do realize their inherent ultra-low input-bias 
currents. As it will be explained in the next chapter, these specific advan-
tages of the CMOS OAs make them an important class of integrated cir-
cuns. necessary for use in sing le-chip switched capacitor filters and other 
sampled data analog systems. 
18 
TABLE 3.1 CMOS - BIPOLAR AMPLIFIER COMPARISON 
INPUT RESISTANCE 
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IV. COMPOSITE O?ERATIONAL AMPLIFIERS 
A. HISTORY AND FIELD FOR RESEARCH 
As stated in previous chapters, the practical OA has several limita-
tions that must be considered in any applications that employ them. In 
many cases, these characteristics are the limiting factors that prevent im-
provement in circuit performance. Therefore, the constant need for an im-
proved OA exists. and the composite operational amp lifier is a solution 
that provides many advantages over the single OA. 
Composite Operational Amplifiers (CNOAs) were developed by S.N. Mi-
chael and W,B. Mikhael in 1981 . Their research and its appl ications have 
been published in References 1 - 7. Their initial focus and subsequent de-
velopment of CNOAs. provided a systematic technique for extending the 
operational frequency range (bandwidth) of linear active networks. Active 
compensation was examined and applied to the design of active filter 
networks. The research techniques lead to 136 poss ible C20A circuits that 
were then subjected to the following performance criteria: 
(1) The non - inverting and inverting open loop gains of each of 
the 136 C20As should show no change in sign in the denomi-
nator polynomial coefficients . This satisfies the necessary but not 
sufficient conditions for stability. 
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(2) None of the numerator or denominator coefficients of the non 
inverting and inverting polynomial coefficients should be realized 
through differences. This eliminates the need for single CAs with 
matched GBWPs, and results in low sensitivity of the C20As 
to component variations. 
(3) The external three-terminal performance of the C20A should 
resemble. as closely as possible, the three-terminal performance 
of the single OA 
(4) To min imize phase shifts, no right-half 5 - plane (RHS) zeros 
due to the sing le OA pole were allowed in the close loop gains 
of the C20As. 
(5) To justify the increased number of GAs, the C20A had to 
have an extended frequency operation with minimum ga in and 
phase deviation from the idea l transfer function.{Ref. 8 :pp 7] 
After applying the above stringent performance criteria. the 136 de-
signs were tested and four designs were selected that demonstrated supe-
rior performance according to the research. Using two OAs each , the four 
designs were labeled C20A-1 through C20A-4 and are shown in Figure 
4.1. 
21 
Figure 4.1 The Four CNOAs: C-20A-l, C-20A-2,C-20A-3, ond C-20A-4 
22 
The present research will be focused on the C20A-1 , in comparison 
to reference 14 which was focused on the C20A-2. and will try to give an 
answer to the problems that were faced in that thesis. It is believed that 
some of the difficulties found were due to the fact that a theoretical de ri -
vation and simulation in the switched capacitor discrete z-domain should 
precede the attempted chip implementation 
The purpose of the present research is to build a third-generat ion 
analog-digital VlSt chip, that will prove in the integrated domain, what has 
so far been tested successfully only using discrete components. Moreover, 
any of the references 1·7, 8. 10,14 written for these composite amplifiers, reo 
fers to analysis done in the continuous s-domain. which of course is where 
the origin of the idea was inspired . 
As we will see later, because of the VLSI implementation of the com-
posite amplifiers we are obliged to work in the switched capacitor domain, 
rep lacing the resistors by capacitors and switches. We cannot base our 
analysis on the continuous s-doma in, and we need to rederive the theo-
retical beha .... ior of the circuit using sampled data techniques. Thus, it is 
necessary to deri .... e the new transfer functions in the specially defined 
switched capacitor discrete z-domain. and obta in results similar in per-
formance to those deri .... ed in the s-domain 
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8. THE ANALOG S-OOMAIN THEORY OF THE COMPOSITE 
OPERATIONAL AMPLIFIER C20A-1. 
An operational amplifier is a voltage controlled voltage source. A 
model to represent the theoretical infinite input impedance, the zero out-
put impedance, and the infinite open loop ga in was needed. This corre-
sponds to the model shown in Figure 4.2, which uses nullator and norator 
singular elements concept {Ref. 1 :pp 450}. A nullator is a one port which nei-
ther sustains a voltage, nor passes a current. A norator is a one port which 
will sustain an arbitrary voltage and pass an arbitrary independent current 
It is rep resented by the nul/or chain transmission matrix, described in the 
following equation · 
V1= ll=O V212 arbitrary ~ 
r t" r ~" 1 (a) V1 (b) V2 (e) 2 1 1 l' 2 
Zin~ inf 
Zout~O 
A ----+ inf 
Figure 4.2 la) Nullator, (b) Norator, (e) Nullor Representation 
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(4 .1) 
The open - loop gain of the single OAs used in modeling the C20As 
(assuming a single pole model) is 
Ai = A:L;:;, =- s:u ' i = 1, 2 (4.2) 
where Ao , COli' and w; are the de open - loop gain , the 3-dB bandwidth, and 
the GBWP of the i-th sing le OA. respectively. The open-loop input output re-
lationships for the four composite amplifiers C20A-i are given by 
V. = v. 'A,, (s) - V, 'A,,(s),;= 1,2, 3,4 ( 4.3) 
Here the subscript a represents the positive input terminal and b the nega-
tive input. Applyi ng Kirchoffs laws to the open loop circuit of Figure 4.2 , 
the equations of Table 4.1 can be derived. In Table 4 .1 , k represents the 
ral io of the external resistors used to produce the negative or positive feed-
back, respectively. On the other hand. 0: is the ratio of the interna l resistors 
used, as shown in Figure 4.1 , and is critical for the position of the poles of 
the amplifier. Upon examining the stability condition described by equation 
4.10, one fi nds that a imposed is physically realizable for all k. In practice, 
a should be chosen in the stable range, for a given k. that results in the 
best realizable value of Q p and ro o We also observe that as Wo increases for 
a fixed Qp, both amp litude and phase deviations of Ta from T" at a given 
frequency (JJ (where {)) < ( 0), decrease 
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TABLE 4.1 EVALUATION RELATIONSHIPS FOR THE COM· 
O!",n loop 
transferlunction 
S''''Jl e emled 
invertin9:Va=Q 
equation 
Qu~lity f~ ctor 
rejection "ti" 
POSITE AMPLIFIER C·20A·1 
Vol = VII * A2.~;~~~;+«) - Vb * ~ 
AOC1=A~:~) ~Ao*(1+a) :(1+a)<Ao 
Ta = T,deal * --' --, 
1+ ("~~Qp) + (~) 
(1+a) < ¥ 









a) The composite amplifier has a single pole rolloff from 
Wi I Ao to Wi I ( 1 +A), where the second pole occurs. As 
the ratio a increases. the dc gain increases, while the 
frequency of the second pole decreases. 
b) The voltage swing at the first OA output is always less 
than the output voltage Vo. Consequently, no dynamic 
range reduction of Vo or harmonic distortion problems 
should arise. 
c) A mismatch of + or- 5% in (1)1 and 0)2 results in a+ 
or - 5 % change in {')p and a + or - 2.5 % change in Op 
Therefore the mismatched GBWPs within practical ranges 
can be used without appreciably affecting the stability or 
the sensitivity of the finite gain realizations 
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C. COMPARISONS USING THE C·20 A·1 
1. The STC circuits, clas sification 
Single-lime-constant (STC) circuits are those circu its that 
posed of, or can be reduced to, one reactive component (inductance or 
capacitance) and one resistance . An STC ci rcu it formed of an L and a R 
has a time constant 't =L I R another One formed of an R and a C has 
T = C ~ R Although STC circui ts are quite simple . they play an impor-
tant role in the design and analysis of linear and digital circuits . For in-
stance , the analysis of an amplifier ci rcu it can usua lly be reduced to the 
analysis of one or more STC circuits 
STC circuits can be classified into two categories, low pass (LP) 
and high pass (HP) types, with each of the two categ ories displaying dis-
tinctly different signal responses. The task of find ing the type of a circuit 
is easily accomplished by examining its frequency response . Specifically, 
low pass circuits pass dc and attenuate high frequencies, with the trans-
mission being zero at (i)",infin ity. The Table 4.2 provides the rules to clas-
sify the behavior of STC circuits. 
Due to the existence of a low frequency pole, all OAs have an 
equivalence of low pass circuits . Their difference is mainly how broad and 
flat will their useful bandwidth be, before reach ing the 3 dB attenuation. 
The transfer function T (s) of an STC low-pass circuit of one pole model 
27 
like the 741 OA can always be written in the form 
T(s) = 1+k-Jo 
wh ich for physical frequencies. where s=j*w becomes 
T(s) = 1+j.~<%) 
(4.12) 
(4.13) 
where k is the magnitude of the transfer function at w =- 0 (dc) and Wo is 
defined by 
(4.14) 
with 1: being the time constant. Thus, the magnitude response is given by 
(415) 
and the phase response is given by 
~(ffi)=-tan-'(~ ) (4.16) 
At w = Wo , as one can calculate from these relationships. the gain drops by 
a factor of J2 re lative to the dc gain. which corresponds to a 3 - dB re-
duction of gain. The Wo corner frequency is appropriately referred to as 
the 3 - dB frequency [Ref. 19: pp E-1] 





C by open 
circuit 
L by short 
circuit 
C by short 
circuit 
L by open 
circuit 
It is lP if It is HP if 
Output is finite Output is zero 
Output is zero Output is finite 
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2. Increased bandwidth and better sensitivity 
The single OA, when used in a finite-gain amplifier configurati on, 
has a bandwidth that decreases approximately by a factor of 11k, relative 
to its gain-bandwidth product (GBWP) 
II is interesting to see what happens when two OAs are cascaded 
together in a finite-gain amplifier configuration. The maximal ly flat GBWP, 
which is the optimum result , is obtained when each OA (A1 and A2) has an 
individual gain of k Ol, in order to realize an overall ga in of k. The 
resulting bandwidth shrinks by approximately O.66~ko5 The GSWP of C20A-1 , 
in comparison, can be designed to shrink by only a factor of k -0.0 for Q p = 
0.707 (maximally flat) [Ref. 4 and 8j. These theoretical BWs are shown 
more clearly in Figure 4.3. 
.2 ·- T~'}; "~
4 --z. . /D -7 ~) 
~ , , I , , '--I , • "u, 




Figurll 4.3 Comparisons of Frequency Responses for Different Negative Finite 
Gain Amplifiers tGaln Applied::: ·1DD, GBWP '" 1 MHz) 
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As far as the sensitivity is concerned, as we have seen from the 
Table 4. 1. the finite gain transfer functions for the C20As have the gen-
eral form 
GF= 1-'-bl1:s:·:20S2 :b 1 =(j} p~Q ,b2 =,* (4.17) 
Neither the a nor b coefficients are realized through differences, thus elimi-
nating the need for single OAs with matched GBWPs and results in low 
sensitivity of the C20A with respect to its components . [Refs. 3,4] 
3. Lower 110 offset voltages and higher slew rate 
The small dc voltage differential at the inputs of an GA. that is 
needed to null the output, is referred to as the input offset voltage 01c~ ). 
This voltage, when amplified by the gain of the amplifier, is referred to as 
output offset voltage. This differential input can be attributed to a volt-
age difference applied to the two inputs of the OA, or to a voltage dif-
ference due to a mismatched transistor pair in the input differential stage 
having different gains and different internal impedances, or both. 
The smaller the offset voltage, the more accurately the OA can 
detect and amplify the input signal. This small differential voltage, when 
amplified, could produce a large error in the output signal. The most com-
mon solution to this problem is to use an input bias resistor. or to select 
an OA with a smal ler offset voltage. The first solution is no! always prac-
tical because not aU designs allow for an input bias resistor to be used , 
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which may lower the slew rate. The composite OA allows for yet an-
other solution, select a small offset voltage OA for A, and select a 
high slew rate OA for A1 . The value of the input offset voltage for the 
composite amplifier C20A-1 , Vel' is given from the equation 
Voff = V0I11 + (~) (4 .18) 
One can notice that VdI is, for all practical purposes. a funct ion of VO" , 
alone and not of V0l12 . As long as a remains relatively large, VO~? will 
not play a substantial part in the overal l value of VM .[Ref. 8: pp 221 
As far as the slew rate is concerned, it is dependent upon the 
bias current and the internal compensation capacitor value. A faster slew 
rate is preferable in most applications. However, a faster slew rate comes 
at the expense of an increase in input offset voltage. Most OA designs 
either incorporate a fast SR design or they incorporate a small offset volt-
age design. 
Alternatively, the composite OA offers another solution. As shown 
earlier, the offset voltage is mostly determ ined by the A, op amp. Thus, 
one can choose the input OA with a very small offset voltage along with 
its distortion and dynamic range limitat ions. This will not hinder the out-
put of the composite OA due to the composite's output being dependent 
upon the characteristics of the output op amp A2 .[Refs. 1,2,81 The A2 OA 
can be chosen for its high slew rate, wide bandwidth, and fast settling time, 
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a high slew rate, wide bandwidth, fast settling output stage for superior 
performance. The alternatives rely on the careful selection of the interna l 
amplifiers A1 and A2 • Thus, at the end of this chapter, we can understand 
the importance that was given in the previous chapters to enhance the 
knowledge of single bipolar and CMOS OAs, since they are alternatively 
the main bu ild ing block of the composite amplifier C-20A-1 . 
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V. SWITCHED CAPACITOR NETWORKS 
A. THE NEED FOR SWITCHED CAPACITOR NETWORKS 
Any electronic ci rcuit discussed so far included some resistance nec-
essary for various reasons, such as biasing an amplifier, creating feedback, 
etc. It is also known that the time constant of a circuit, includ ing resistors 
and capacitors , is equiva lent to R· C. Since resistors and capacitors are 
made al different steps in the fabrication process , their errors do not track 
one another. In addition, the temperature and voltag e coefficients of res is-
tors and capacitors are not correlated. Therefore, time constants will vary 
with temperature and signal level. The solution is to make the time con -
stant a factor depending only on one parameter and not two. This is ac-
com plished by replacing the resistors in the circuit with switched capacitors 
Equation 5.1 IS the governing principle by which the substitution is 
done. because it represents an approximation of the resistance that the 
capacitor is replacing 
R ~ (, .'c" (5. 1) 
where fe is the frequency of the clock used to switch the capacitor and 
CR is the va lue of the capaci tor that replaces the resistor. The circu it or 
network that replaces the resistor and satisfies this expression. is called 
the switched capacitor (SC) and is shown in Figure 5.1 
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(.j (OJ 
Figure 5.1 (a) Resistor, (b) Switched Capacitor Equivalent, (e) Circuit Diagram 
It has been shown in detail, in reference 8, that with proper clock 
frequency and phase a network of switched capacitors can emulate the 
operation and performance of a resistor in a circuit. In Figure 51 (c) two 
non+Qveriapping clock signals, <1>0 and ¢e, are used to ensure that the 
capacitor is in fact switched between the two voltages without any 
possibility of both switches being closed at the same time . The two clock 
signals are generated from a single clock for synchronization. The new 
time constant 'to is vulnerable only to capacitance values and frequency 
(5.2) 
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B. POSITIVE RELATIONSHIP BETWEEN SWITCHED CAPACITOR 
NETWORKS AND MOS TECHNOLOGY. 
1. Overview to all applications 
A property unique to MOS integrated circuits is the ability to store 
charge on a node for several milliseconds and to sense this stored 
charge continuously and non-destructively. This storage in MOS integrated 
circuits comes about naturally and cheaply. Recently. it has been found 
more attractive to implement MOS analog sampled-data fi llers as active 
switched capacitor filters. SC filters recursive or infinite impulse 
response (IIR) filters . Therefore, high Q's and flat pass bands can be 
realized efficiently. Furthermore, sampling rates in excess of 100 KHz can 
be routinely used. The use of high sampling rates serves to lessen the 
burden placed on the continuous anti-aliasing filter which must band-limit 
the input spectrum to one-half the sampling frequency. We must note that 
sufficient anti-aliasing can usually be achieved with a relatively impre-
cise second-order continuous active fi lte r These are some of the fea-
tures that render switched capacitor fi llers more attractive implementations 
than CCD filters for many applications 
In addition, SC filters take full advantage of the inherent precision 
achieved by MOS processing. As wil l be seen later, the transfer function 
coefficients are completely determined by a sing le, precise crystal-
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controlled clock frequency and ratioed capacitors. It has been shown 
that capacitor ratios can be held to accuracy of about 0. 1 %, and with 
appropriate VLSI techniques, capacitance as small as 0.1 pFarad can be 
used. Furthermore, MOS capacitors are nearly ideal , with very low 
dissipation factors and good temperature stability. Of economical 
importance, precision SC circuits can be fabricated using memory-like 
NMOS and CMOS processing . Thus, analog and digital circuitry can be 
placed on the same chip, providing the capability of integrating complete 
systems on a single chip [Ref. 13: pp 377J. 
Of course, the more striking advantage that "engages" CMOS 
technology with switched capacitor networks is the drastical reduction of 
the required "real estate" on an integrated circuit. To give us some idea 
as to how much area can be saved, let's assume that C R was 1 pF 
Using equation (5.1) and a nominal frequency of 100 KHz results in an 
R value of 10 MO. The 1 pF capacitor will occupy a chip area of 
approximately 2500 11m2, and the 10 Mn resistor will occupy a chip area 
of approximately 105 11m2. Thus, the capaCitor requires only a chip area of 
about 0.25 % the area of the resistor it replaces. 
2. Logical connection with operational amplifiers: A first 
specific application as an example 
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The performance objectives for operational ampli fiers to be used 
within a monolithic analog subsystem are often quite different from those 
of stand-alone amplifiers . Perhaps the most important difference is the fact 
th at for many of the amplifiers in the system, the load that the amplifier 
has to drive is well defined and is often purely capacitive with values of 
a few picofarads. In contrast, stand-alone genera l purpose amplifiers usually 
must be designed 10 achieve a certa in level of performance that is inde-
pendent of loading over capacit ive loads of up to several hundred picofar-
ads and resistive loads down to 2 KO or less. Within a monolithic ana log 
subsystem, only a few of the amplifiers must drive a signal off-chip where 
the capacit ive and resistive loads are significant and variable . These ampli-
fiers wi ll be termed output buffers, and the amplifiers whose outputs are not 
driving external nodes will be termed infemal amplifiers 
A typical application of an internal operational amplifier, a switched 
capacitor integrator, is illustrated in its simplest form in Figure 2.2. This 
circuit is w idely utilized as the basic element of monolithic switched-
capacitor fi lters, primarily because the frequency response of the integrator 
is ~ to the various parasitic capacitance that are present on both 
terminals of the monolith ic capacitors that are used in the circuit 
The integrator consists of an operational amplifier, an integrating 
capacitor Ci, a sampl ing capacitor Cs ,and four MOS transistor switches that 
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<1>1 <1>2 Ci:05 pF 
~"------"--""'~ ~voutPut 
-r 1 CI=2pF ~~~ 
Vinput ~ 
1 
Figure 5.2 A Switched Capacitor Integrator 
are driven by clock signals. A key requirement for the operational amplifier 
is that de currents at its input terminals must be extremely small in order 
to not lose any of the charge on the switched capacitors. This application 
is thus ideally suited to op amps using MOS transistors in the input stage 
Hence. we can understand why the switched capacitor networks require the 
use of CMOS operational amplifiers which have already been introduced 
in chapter 3. 
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C. COMPARI SON OF SWITCHED CAPACITOR APPLICATIONS 
VERSUS DIGITAL IMPLEMENTATION 
1. Non-ideal properties of switched capacitors 
As we have already seen, the switched capacitor equiva lent model 
conta ins switches. These switches, when clocked, will produce the following 
undesirable side effects, which are analyzed in more detail in Reference 8. 
a. Clock feed through 
Though the clocks used in switched capacitor networks are nol 
a part of the signal itself, the switches that produce the two phase non-
overlapping clocks, <l>_ and ¢ e",," use the gate-te-source and the gate-to-
drain paths of the MOS capa citor 10 introduce clock feed through into the 
circui t wh ich ca uses sign al contamination . We can minimize its effect by 
maximizing the size of the unswitched feedback capacitor. 
b. Offset Voltage error and Noise 
This has been discussed in chapter 2 
c. Nonlinear PN junction capacitance 
II is otherwise called internal (stray) parasitic capacitance. It is 
unpredicta ble and ca n significally affect the performance of any switched 
capacitor network. It cannot be eliminated, but its results can be nullified 
by choosing the appropriate switched capacitor topology. Th is is very 
important because one can identify all the possible combinations of parasitic 
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capacitances and adopt a symmetrical stray insensitive design before try-
ing to implement the circuit on a chip , One common method to nullify 
the effects of bottom plate parasitic capacitance is to connect the bottom 
plate of CR to ground, to an independent voltage source, or to an OA 
output. This connection will reduce the accumulated parasitic capacitance 
at the OA virtua l ground, The rules to eliminate the parasitic capacitance 
can be summarized as follows 
(1) Capacitors between the inverting input of the OA and the 
switch are at virtual ground and thus always shorted 
(2) Capacitance driven by a voltage source is zeroed 
(3) Capacitance between the output of an OA and ground is 
zeroed (since the OA resembles an ideal voltage source). 
d. Incomplete transfer of charge 
Using discrete component implementation, it is not unusual to 
have leaky capacitors, but in integrated circuit implementations capacitor 
leakage is usually very small. 
2. Disadvantages 
(1) Limited accuracy: So far, switched capacitor networks are 
built to within a 0.1 % tolerance of their nominal values, which is 
much better than the minimum 20 % tolerance of an integrated 
resistor. but still open to improvement 
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(2) limited dynamic range : The extended use of OAs and 
switches introduce additional noise apart from the noise introduced 
by supply lines and the clock. This wou ld result in a dynamic rang e 
of70 to 100 dB. Digital signal processors maintain a much higher 
dynamic range. 
(3) Flexibility and programmability : The SC ci rcuits can be 
made to be programmable. however the digital domain is much 
easier in thai case. The best solution is that the programmability 
part is accomplished by a digital circuit in cooperation with the 
SC one. 
(4) Enormous evolution in microprocessor technolo gy: The 
speed is constantly increasing and the DSP performance becomes 
constantly better 
3. Advantages 
A question one may ask is why someone would prefer to deal with 
switched capaci tor and analog networks since there are so many difficulties . 
The answer is simple, there are some advantages that cannot be 
surpassed by digital technology A purely digital system will always require 
an ND converter that has speed limitations. Thus, the system can never 
produce real time results. A lso, there are some applications, like neural 
networks and artificial intell igence, that constantly become more comp licated 
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and their results need an enormous number of calculations if they are to 
be done by digital circuits. On the other hand, these fUnctions can be natu-
rally performed using much simpler analog networks. Thus, implementation 
of these networks would be simpler, faster, and would require a limited Ie 
real estate and small dc bias power. Also. whenever we have cases 
where the input or output signals are inherently ana log in nature, then 
switched capacitor implementation would be the preferred choice for 
imp lementation. 
More than this, as we saw in the case of composite amplifiers. the 
integration in the same chip of the analog and digital technology is an 
effort to combine the individual advantages of both technolog ies in order 
to improve the overall product. 
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VI. THEORETICAL FOUNDATION OF THE STRAY INSENSITIVE 
SWITCHED CAPACITOR IMPLEMENTATION OF THE 
COMPOSITE AMPLIFIER C-20A-1 
A . OVERVIEW OF THE COMPOSITE OA AS AN IDEAL SC 
NETWORK 
1. Rules of operation 
An ideal SC network is comprised of idea l capacitors, ideal switches. 
and ideal voltage-controlled voltage sources (i.e. , infinite, freq uency inde-
pendent ga in, or infin ite-gain bandwidth operation amplifiers) when excited by 
sampled-dala vollage inputs. It is noted that MOS ap amps have been 
designed which settle to within 0.1 % of final value in 2flsec and achieve 
dc gains greater than 60 dB Therefore, for sampling rates of less than 
250 KHz, a good approximation of an actual MOS ap amp is a voltage 
controlled voltage source with gain of P.o. Typically , the switches are con-
trolled by a two·phase, non-overlapping clock of frequency fc = 0.5 * T. We 
use 4> e""" to denote the even clock phase, wh ich instantaneously closes 
the "6" switch on the even 2 * n * T times. Similarly, 60<l1 denotes the odd 
clock phase, which instantaneously closes the "0" switch on the odd (2*n+1)"T 
times. The switches are assumed to have a 50 % duty cycle with equal 
(T second) on and off time periods.The upper and lower limits on clock 
frequency are usually dictated by the settling time of the operational amplifier 
43 
and various other requirements (e.g. noise, capacitor leakage, Nyquist rate, 
and anti-aliasing specifications). Clock rates up to 1 MHz seem feasible 
As indicated in reference 13, as the clock rate increases, the capacitor ra-
tios also increase, hence the silicon area, increases. Therefore , in practice, 
the clock rate is typically chosen no higher than is required to achieve the 
desired degree of anti-aliasing protection with a second-order continuous 
filter of sufficiently high cutoff frequency to render its main passband 
variation acceptably small. The behavior of switched capacitor filters is 
strongly dependent on the clock period and typically is insensitive to the 
duty cycle (or it can be made to be so). 
2. Rules of analysis 
a. Concepts, assumptions, techniques and their 
relationship with z-transform. 
Along with the form of the clocks , it will be further assumed that 
both the input and output of the SC network are sampled-data signals 
which change in va lue only at the switching instants k * T. Thus, in their 
more general form. the voltage sources and internal circuit voltages are 
assumed to be sampled at times k * T and held over a one-half clock 
period interval T as shown in Figure 6.1. With this assumption, we can 
apply z-transform techniques to the general synthesis and analysis of SC 
networks. The z-transform z = e O·"w ,where s is the complex analog frequency 
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(0) 
Figure 6.1 Sampled-Data Voltage Waveforms 
variable and ,au ", 2"T the clock period, then provides us with a convenient 
means for performing frequen cy domain analysis . Whenever there might be 
some unusual numerators or denominators with exponents in partial powers 
of z. we will solve this problem by simply redefining the z· transform according to 
(6. 1) 
This means that by doubling the effective samp ling rate , and instead of 
working in the z-domain one would be working in the newly defined Z 
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domain. To restore the analog character to the z-transform-computed frequency 
response, this response must be modified by a multiplicative 
sin (w oJ ) 
~ 
where 't is the sampling period. For high sampling rates where (JJ .1: « I, 
the passband of the frequency response is left virtually unaffected. 
One can view the time varying SC network, with biphase switches. 
as two interrelated time-invariant networks. In view of th is fundamental 
approach. it is mathematically convenient to partition the sampled-data wave-
form into its even and odd components. This observation opened the door 
to a rigorous understanding of switched capacitor networks and resulted in 
several methods for their analysis. One way to interpret the relationship 
between the even and odd topologies is to consider them topologically de-
coupled. with the states of one determining the initial conditions for the other. 
This interpretation results in two distinct circuits coupled together via de-
pendent sources which establish the aforementioned in itia l conditions. Of 
course. this step must be composed into a single Z-domain equivalent 
circuit. In general. an n-port bi-phase SC network will require a 2*n-port 
equivalent circuit, (i.e .• n-ports for the even clock phase and n-ports for the 
odd clock phase), It is this interpretation that provides the kinds of valu-
able insight that Laplace transform techniques have provided for linear 
time-inva riant networks 
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b. Conservation of energy: A leading principle 
Since SC networks can be most rigorously characterized in terms 
of charge-transfer operations , discrete-time voltages u (kT) and discrete time 
charge variations or transfers llq (kT) are used as port variables. At the 
switching t imes kT, charges are instantaneously redistributed, with the prin-
ciple of charge conservation maintained at every node in the network 
Due to the biphase switching operation, two distinct, but coupled nodal charge 
equations are required to characterize the charge conservation cond ition at 
a particular node for all the real time instants kT,(where T odd or even) . 
Mep M. p 
~q~ (k '" T) = i~l *q~i (k '" T) - i~ '" q~i[(k - 1) '" T] : k = even into (6.2) 
Mop Mop 
~q: (k ' T)= ,~, .q:,(k'T)- ,~, 'q~l(k-1)'Tl : k =oddint. (6 .3) 
or equ ivalently in the z-domain 
Mop • M~ 
AQ$(Z)=i~l Q;i(Z)-Z -? * i~1 Q~i (Z) (6.4) 
Mop , Mop 
~Qg(Z) "" i~l Q~i(Z )-Z-2 *'~1 Q~,(Z) (6.5) 
where q~,' , q/ and Q pie , Qr.!' denote, respectively, the instantaneous 
charges stored the ith capacitor connected to node p for the even 
and odd kT time constants and their z-Iransforms. Also, M ep and M <>CO 
denote respective ly, the tota l number of capacitors connected to node p 
during the even and odd clock phases . V\lhen the charge is sensed dur-
in9 the even clock phase, qp,. (kT) rep resent the charges that reside on 
the capacitors C oj at a particular even kT instant of time and also the 
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q ".of (k-1rT 1 serve as the initial condition for circuit action observed at 
this even time instant. An analogous description can be given for charge 
during the odd clock phase 
For single capacitor SC blocks, z-transformed nodal charge equations 
lead directly to simple z-domain equivalent circuits. It is exactly this ap-
proach that this investigation will follow in order to ana lyze the compos-
ite amplifier C20A-1. The equivalent circuits Impose a graphical 
transformation in the original circu it, and then we need to apply Kirchoff's 
rules in the new circuit in order to derive the transfer function . 
8. STRAY INSENSITIVE REALIZATION OF THE SC C20A -1 : 
HARDWARE DESCRIPTION 
It has already been mentioned that the only way to eliminate the ef-
fects of stray capacitance is t~lrough an appropriate design. It has been 
proven in re ference 8 that there are two SC topolog ies which when they 
replace the resistors in the C-20A-1 design, make the resu ltant SC network 
stray insensitive . This investigation agrees with the proof of reference 8, 
but corrects for the right name of the two SC topolog ies used. Their cor-
rect names are togg le switched inverter (TSI) - instead of togg le switched 
capacitor (TSC) as it is mentioned in reference 8 - and modified open-
circuit floating resistor (MOFR) and are shown in Figures 6.3 and 6.4 
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along with the composite OA C20A-1 which is shown in Figure 6.2. The 
a in the capacitor indicates that there is a ratio between the two capacitors. 
The reader is prompted to reference 13, page 403, to check for the exact-
ness of this correction . As we will see later this name difference is im-
portant to the quality of feedback that is implied, and accord ingly to the 
stability of the system 
An important remark that came after the implementation of the the-
ory into a discrete circu it (on a bread board). is the need of a feedback 
capacitor en, even if this is not included in the replacement of the re-
sistors from switched ca pacitors. Its use. as it will be verified from 
simulations with and without it. is to maintain the continuity of the output 
signal, which otherwise is affected by the time gaps between the even 
and odd switching. This would prevent the CMOS ampl ifier A1 from being in 
an open loop configuration for a short period of time and would have caused 
it to become unstable, producing a distorted output. A small feedback ca-
paCitor of a value such as 10 picofarads would succeed in preventing A1 
from being in an open loop situation, thus giving the expected stable op-
eration and smooth output. The value of this capaCitor had been in-
troduced experimentally in reference 8 and verified from simulations in this 
investigation , and cannot be less than 5 picofarads 
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Figure 6.4 Stray Insensitive MOFR C20A-1 
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output 
C. Z·DOMAIN EQUIVALENT CIRCUIT MODELS 
1. Genera l four port modeling for lSI and MOFR 
As mentioned in section A of this chapter, there are some tools to 
analyze the SC building blocks . Some of these are the multipart equivalent 
z-domain circuits, which are derived in reference 13. The general 
equivalent ci rcuits for the TSI and MOFR are listed in Figures 6.5 and 
6.6 respectively. They are derived in their most general 2n-port form, 
assuming that all vollages update at one-half clock cycle intervals. The 
"e,o~ notation refers to the switch phasings. Similarly, superscripts "e,o" and 
~o.e"are used to denote the even or odd port-variable (V;, flO) comp o-
nents and the complementary odd or even port-variable components, re-
spectively. This He,o ~ notation conveniently provides the connectiv ity 
information for interconnecting the build ing blocks. The operation of TSI is 
similar to the MOFR element, with the exception that in TSlthe voltage 
is inverted as the charge on C is transferred from port 1 to port 2. This 
process is described by the following equations 
~Q~'o(Z) = C • Vt(Z) + C • z ~ • ~,e(Z) (6.6) 
"'Q;' (z) = 0 (6.7) 
W; ' (z) = 0 (6 .8) 
,1Q~.e (Z) = C . 'v1''' (Z) + C''z '1 .. V7'o(z) (B.9) 
These equations are readily interpreted by the four-port equivalent circuit 
in Figure 6.5 
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Figure 6.6 General Libr.lry Equivalent Model for Modified OFR 
54 
2. Full cycle sample and hold assumption 
In practice, there are many SC networks in wh ich the charges 
and voltages update, because of the interna l switching action of the SC 
network only on full clock-cycle intervals. This behavior, which is readily 
identified on a block-by-block basis, results in 2n-port equivalent circuits 
with n open ports . When properly interconnected, these 2n-equivalent cir-
evils can be reduced to the n-port equivalent circuits. The equivalent trans-
formation of the ind ividual single amplifiers that are used in the design is 
first derived . The form of the input signal and the timing of the switches 
will be taken into consideration The odd and even phase will always be 
assumed to be non-overlapping clocks with a 50 % duty cycle. In add i-
lion, it is assumed that the input signal is sampled and held over a full 
(6.10) 
The output voltages appearing at the op amp outputs are also held 
for the full clock period and change only at the even sampling instants 
(611) 
Since both of the input and the outputs are ful ly held, the even transfer 
fu nctions provide all the information needed. In Figures 6.7 and B.8 , one 
can see the simplification in the equivalent circuit of the sing le amplifier 
ve rsus the in itial 2n-port transformation 
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Similarly, Figures 6.9 and 6.10 demonstrate the simplification in the capacitor 
equivalent when adopting this assumption. 
r~'-'-' Z - DOMAIN CIRCU IT EQUIVALENT CIRCUIT !'Jot" ,00 
:'E) V{" V2e.o --r. r ~ 
V1 
co V·r ~ 
!'JOlo_e !'Jar 
Figu re 6.9 General Library Equivalent of Floating Capac; itor 
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C 
~,e o,e 1101 1102 
, -C'Z ' (-1 ) 
V10e V2,e 
1 
Figure 6.10 Simplified Library Equivalent of Floating Capac;itor 
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3. Mathematical derivation of the z - domain transfer function 
a. SC C20A - 1 ." MOFR damping - Open loop transfer function 
using ideal single operational amplifiers." (Finite gain in 
infinite bandwidth) 
The schematic of the composite C20A-1, using MOFR damping, 
and ideal single OAs is shown in Figure 6.11 
Figure 6.11 C20A1-MOFR Equivalent Circuit From the Simplified SC library 
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By further simplification of these networks, a new equivalent net-
work would be formed, where simple continuous analysis techniques can 
be used. Now, applying Kirchoffs laws on that network, the open loop 
transfer function can be derived. Vout is expressed as a function of Va and 
Vb , which are the positive and negative inputs respectively. The rule of 
thumb states that since there are 2 inputs, 1 output, and 2 nodes , we need 
(2(=number of nodes)+I) equations with unknown variables. the output volt-
age and the node voltages. The purpose is to get rid of VI and V2 ,and then 
find the relationship Vout = f (Va, Vb). It has been decided to solve the 
equations using the software MATHEMA TlCA by Wolfram Research in 
order to min imize the probabilities of a simple human mistake. The full 
solution is attached as File #1 in the Appendix A 
The open loop transfer function is then 
OLTFC20AlMOFR = 
Vb.{A 1 ~2Cn - ~ 1A 2Cn< _A1A}C" _. A1A2r."f-I .. . (_A2Cn A1A2Cn. A2Cn,. A1AlCn< . Ale" •• A2c" .A1AlCf] • 'A '.~2Crz 
- - (A AKr: _Cm·A ' <":m .C" . or,,! _ . ~' Crz 
(6.12) 
The result is expressed in the form Na· Aplus - Vb ~ Am inus) where: 
A ' _ - (A1A2Cn - A1A2Cnl - A1A2Crz - aA1A2Crz) 
min us - Cn A1Cn .. Cm. A1Coz + Cu .. aCrz • aA1Crz (6.14) 
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b. SC C20A - 1 : MOFR damping - Open loop transfer function 
using real single operational amplifiers (Finite gain and finite 
bandwidth) 
As it is seen from the previous section, the two sing le GAs have 
been considered to have constant gain A1 and A2 respectively over infi-
nite bandwidth. This is not possible though, and the thought of using the 
single pole model for the sing le GAs has been adopted. As it is known 
from reference 19, pages 77 - 78 , the Gain A (s) of an internally compen-
sated operational amplifier may be expressed as 
A(s)= 1~~ (615) 
which for physical frequencies, s = j ~ W becomes 
A(s) = 1~~ (616) 
whe re Ao denotes the dc gain and (On is the 3 - dB frequency (or break 
frequency). For frequencies ro» w~ (about ten times and higher) equation 
(6.16) may be approximated by 
A (j. w) = A;:~"~ (6 .17) 
from which it can be seen that the gain I A I reaches unity, (0 dB) at a 
frequency denoted by WI and given by 
WI =Ao '" (Ub 
Substituting in equation (6.17) we get 
AU'" w) = ~ =>A(s ) =~ 




After the sing le pole model transfer function has been clearly de-
fined, we need to be able to convert it to the same domain of analysis, 
that means the equivalent z-domain. Th is was introduced in details in refer-
ences 9 and 20, which provide the proper mathematical expression that al-
lows to transform rational s-domain transfer funct ions to rat ional z-domain 
transfer functions. To be generally useful. such an expression must satisfy 
two conditions 
(1) Stable s-domain transfer functions map into stable z-doma in 
transfer functions. 
(2) The imaginary J" (J) axis of the s-plane maps onto the unit 
circle of the unit plane. 
Item 1 ensures that the stability information would rema in the same, 
while item 2 ensures that the shape of the gain response would be pre~ 
served. One possible transformation expression that satisfies the above 
cond itions is shown below 
(6.20) 
This is called the bilinear transformation and will help to convert equation 
(6 .19) 10 
A(s)= ~:::jA(Z):=Ol I* ~* ~~~~: (6.21) 
where T is the sampling interval. The transfer function of the non-ideal com-
posite SC C20A-1 is found in File # 2, of Appendix A because of its 
length, together with the full solution. It is expressed again in the form 
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Va * Aplus - Vb * Aminus, where Ap lus is the positive input contribution and 
Aminus is the inverting input contribution. 
c. SC C20A - 1 : MOFR damping - Application # 1 : Buffer 
We recall from chapter 11 the Figure 2.4 of the Voltage follower 
or buffer. The 110 relationship is 
V" = Va '" A+ - Vb '" A- = Vinput '" A+ - Voulput '" A-::::::> 
~-~ ~n) 
The following component values have been chosen to verify the exacti-
tude of the application 
OJ !1::: ID a ::: 6.5285 MHz 
Cr = 1 picoFarad 
Cn = 6 picoFarad 
Capacitor ratio ll. ::: 1 
Clock ::: 1 MHz::::::> Sampling interval T = 1 (6.23) 
The symbo lic and numeric transfer function of the buffer configuration can 
be fou nd in Appendix A, File # 3. Now after the transfer function has been 
derived. it needs to be tested for stability and correctness of results. The 
stability will be examined through the position of poles with respect to the 
unit plane (they are shown in Figure 6.12). The correctness of the results 
will be examined through the transient response, shown in Figure 6.1 3, 
and the frequency response, shown in Figure 6 .1 4, of the system. The 
MATLAB software version 4.0 with S/MUL/NK by Malhworks has been 
adeo.uate for these tests. 
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poles: (angle,magnitude) 
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Figure 6.14 C 20A - I Real: MOFR Domping, Butler Configuration, (aJ= I, Sampling 
Frequencv" 1 MHz , Frequency Response 
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d, SC C20A - 1 : MOFR damping - Application # 2 : Inverler with 
gains of -1 and -100. 
Recalling from Chapter II. Figure 2.3 of the inverting amplifier 
configuration, two external resistors R1 and R2 which provide the negative 
feedback for this amplifier configu ration are noticed The output with respect 
to the input is given by the equation 
V""Ip,;' (K.R2) 
v"'''''' =' - Rl - (A - ·R1 ) R2 (6.24) 
The derivation of this equation is provided in Appendix A, File # 4 . The 
inverting transfer function for the composite design, after substituting the val-
ues for Aminus th at were found from the derivation of the real open loop 
transfer function, is given in Appendix A, File # 5. The following compo-
nent va lues have been initially chosen to verify the exactitude of the 
application 
OJ 11 = ~Jt2 = 6.5285 MHz 
Cr = 1 picoFarad 
Cn = 6 picoFarad 
Capacitor ratio u = 1 
Clock = 1 MHz 
Sampling interval '[ = 1 
R1 = 5 KO 
R2= 5 KO (6.25) 
The stabil ity information is provided in Figure 6.15, the sinusoidal steady-
state response is provided in Figure 6.16, and the frequency response is 
provided in Figu re 6.17 
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poles: (angle,magnilude) 
I: (2 .4563,0 ,5811 ) 9(0.8 
2: (-2.4563.0.5811) 
3: (0,0,7407) 
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Figure 6.17 C - 20A - 1 Real : MOFR Damping, Inverting Configuration, (0.):1, 
Sampling Frequency = 1 MHz, Gain" -', Frequency Response 
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All the components of the first test remained the same except the values 
of R2 and Rl which became 50 Kn and 500 n respectively, created a 
negative feedback ratio of -100 and the values of a which varied from 0.1 
to 8. Solutions for the new transfer functions are then given in Appendix 
A. Files #6, #7 and #8. The position of the poles in all three cases is shown 
In Figure 6.18 for comparison reasons. The sinusoidal respo nse for all 





Poles information Poles informat ion Potes in formation 
Capacitor ratio(a) 0.1 Capacitor ratio (a) = 1 Capacitor ratio (a) = 8 
Magnitude I Angle (rad) Magnitude Angle (rad) I Magnitude Ang:e (rad) 
I 0.9592 I 0.0992 0.8969 00886 I 0.9285 
0.9592 I -0.0992 0.8969 - 0.0886 0.4365 
0.5071 3.1416 0.508 3.1416 I 0. 513 1 3.141 6 
Figure 6.18 Inverting Configuration for SC C20A -1 : MOFR Damping , Gain = -1 00, 
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Figure 6.20 Inverting Configuration For SC C20A - 1 : MOFR Damping, 
External Resistor Ralio '" - 100, Frequency Response Plots, Fsomp '" 1 MHz 
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e. SC C20A - 1 : TSI damping 
In this case, the equiva lent circuil of the composite amplifier is dif-
ferent due to the difference between the z-domain equiva lence of the TSI 
and the MOFR. The "new" composite is shown then in Figure 6.21 . 
(-U}·Cr* Z" (-1) 
Figure 6.21 Equivalent Circuit Diagram for SC C20A -1 : TSI Damping 
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The full solution of that real circuit is given in Append ix A, File # 9. The 
transfer functions of the ideal and real open loop case are also derived 
and expressed in the form Va * Aplus - Vb * Aminus. Finally, the behavior of 
the circuit in a buffer configurat ion is examined using the following numerical 
va lues 
(() ~1 = W!2 = 6.5285 MHz 
Cr = 1 picoFarad 
e n = 6 picoFarad 
Capacitor ratio a: = 1 
Clock = 1 MHz 
Sampling interval "[ = 1 microsec (6.26) 
The position of the poles is shown in Figure 6.22 . The sinusoidal steady-state 
response for an input sinusoid is given in Figure 6.23. After the fi rst of 
these two figures the system becomes unstable (since one pole is outside 
the unit ci rcle). A second simulation is then performed with the value of 
Cr changed to 0. 05 picofarads. The results are shown in Figures 6.24, 6.25 
and 6.26. The solution of the transfer function is given in Appendix A, File 
10. The system becomes marginally stable and we can get the expected 
buffer output. The comments for that inconvenience will be included in 
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Figure 6.23 C - 20A - 1 Real: TSI Damping, Sinusoidal Steady-State Response 
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poles :(angle.magnitude) 
1 :(2.611 5,0.75 11) 9~ .2 
2 :(-2 .611 5,0.75 11) 
3 :(0,1 .0166) 
System inh CAUSAL , MARGI NALLY STABLE 
Figure 6.24 C - 20A · 1 Real : lSI Damping, Butler, Cr = 0.0 5 Pico, (0)= 1. Pole Plot 
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Figure 6 .25 C · 20A · 1 lSI Real : Sinusoidal Steadv-Stote Response, ~ 
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It has been shown that one can indeed use the tools of mathe-
matical analysis within the concepts of electric circuits in order to design, 
ve rify, or debug switched capacitor amplifier circ uits. Therefore, one can com-
pare and verify simulation analysis outputs such as Spice , and predict with 
more accuracy the expected results of a switched capacitor network , and 
continue on to the actual implementation of the microchip. 
Moreover, it has been proven that the replacement of the res is-
tors in the analog domain by the switched capacitors in the discrete SC 
domain changes , and sometimes completely reverses, the properties of a 
circuit f irst observed as an analog circuit. Of course, both of them are 
correct, simply for the reaso n that in reality we have diHerent circu its . As an 
example for the last statement. let us compare the resu lts of reference 2, 
page 452, with th is investigation . For the C20A-1, it had been found that . 
as the ratio a increased, the dc gain increased too. On the other hand, in 
the switched capacitor domain, Figures 6.18 and 6.19 verify this statement, 
even though the rat io a increased as the dc gain decreased. The stability 
of the circuit increased because the poles were moved toward the inte-
rio r of the unit circle. The results are not contradictory, since the ratio 
ex may be the same variable, but in reality it is the reciprocal of the ratio in 
the continuous domain. Since R=1 J (Frequency t imes the Capacitance), it is 
correct that the conclusions will be of reciprocal meaning 
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Furthermore. only now can we veri fy why the use of the MOFR 
damping will result in a stable network, while the TSI damping will create 
problems (as they were faced indeed in reference 14, and were recom-
mended for future research). The reason is that the toggle switched in-
verter, as ind icated from its name, inverts the transfer function. contrary to the 
MOFR design. Thus. in a specific application. whenever the composite am-
plifier C - 20A - 1 is used, it may be a stray insensitive design but it cre-
ates positive feedback that decreases the stability of the system. This is 
why the system requ ires such a small value of capacitance Cr, which of 
course works theoretically, but practically it is not a desirable solution 
Now that all the preliminary questions are answered, this investigation 
can proceed to the next chapter where the theory will be converted into 
an implementation 
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VII. VLSI IMPLEMENTATION 
A. SILICON SEMICONDUCTOR TECHNOLOGY : AN OVERVIEW 
Silicon, in its pure or intrinsic stale, is a semiconductor having a bulk 
electrical resistance somewhere between that of a conductor and an insu-
lator. The conductivity of silicon can be varied over several orders of mag-
nitude by introducing impurity atoms into the silicon crystal lattice. These 
dopants may either supply free electrons or holes. Silicon that contains a 
majority of donors is known as n-type and that which contains a majority 
of acceptors is known as p-type. When n-type and p-type materials are 
brought together. the region where the silicon changes from n-type to p-type 
is caUed a junction. By arranging junctions in certain physical structures. and 
combining these with other physical structures, various semiconductor de-
vices may be constructed . 
The basic raw material used in modern semiconductor plants is a wa-
ter or disk. of silicon. which varies from 75 mm to 230 mm in diameter and 
is less than 1 mm thick.. Wafers are cut from ingots of single crystal sili-
con that have been pulled from a crucible melt of pure molten polycrystal-
line silicon. Controlled amounts of impurities are added to the melt to 
provide the crystal with the required electrical properties. The wafer that has 
been cut will provide either a p-type or n-type substrate on wh ich the tran-
sistors will be produced [Ref. 11 pp 109 - 117] 
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B. THE CMOS PROCESS: EPITAXY, DEPOSITION, DIFFUSION AND 
ION-IMPLANTATION 
To build various semiconductor devices. silicon containing varying pro-
portions of donor or acceptor impurities is required. This may be achieved 
using epitaxy, deposition, or implantation . Epitaxy involves growing a single-
crystal film on the silicon surface by subjecting the silicon wafer to ele-
vated temperature and a source of dopant material. Deposition might in-
volve evaporating dopant material onto the silicon surface followed by a 
thermal cycle, which is used to drive the impurities from the surface of 
the silicon into the bulk. What type of impurities are introduced is con-
trolled by the dopant source. How much is used is determined by the en-
ergy and time of the ion-implantation or the type and temperature of the 
deposition and diffusion step. Where it is used is determined by using 
special materials as masks. The ability of these materia ls to act as a 
barrier against doping impurities is a vital factor in this process, called se-
lective diffusion [Ref. 11. pp 109 - 124J 
The objective of the CMOS process is to provide the capability for 
NMOS and PMOS transistors on the same substrate. This is realized 
through wells. The well is an area in the substrate that is created by 
doping that area with a dopant that is opposite to the type used in the 
substrate. Thus, a p-well process is one in which the wafer or substrate 
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is n-type and a well of p-type is added. In an n-wel l process, the substrate 
is p-type and a well of n-type is added 80th of these processes allow 
for the manufacture of both PMOS and NMOS transistors in the same 
wafer. In Figure 7.1, one can see how a NMOS and a PMOS transistor 
look like, when fabricated and combined in a N-well process 
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N-well CMOS Process 
Figure 7.1 Implementation of CMOS Transistor Logic Through the N-Well 
Filbrication Process. 
82 
C. ANALOG INTEGRATED CIRCUITS: DESIGN CONCEPTS AND 
DIFFICULTIES. 
The field of analog integrated circuits is constantly developing and matur-
ing. The inilial groundwork was laid in bipolar techno logy. fol lowed by a rapid 
evolution of MOS analog integrated circuits. In order to understand the par-
ticularities of this domain, attention must be paid to 
i) The MOS device physics and the influence of device fabricat ion on 
device characteristics 
ii) The technology of integrated circuit (Ie) fabrication 
iii) The characteristics of elementary transistor and MaS connections 
such as emitter-coupled pairs and MOS source-coupled pairs 
iv) Current sources and active loads 
v) Output stages and methods of delivering output power to a load 
vi) Operational ampl ifier design 
vii) Frequency response of les 
viii) Analysis of feedback circuits 
ix) Stability of feedback circuits 
Taking all these into consideration, the final target of this investigation was 
set up to build stray insensitive switched capacitor composite operational 
amplifiers, with the purpose of implementing the circuits using a VLSI 
process . The first time that such an effort was realized was in reference 14. 
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The initial integrated chip was tested after fabrication, had several problems 
such as considerable latch up and a difficulty to obta in a noise-free signal at the 
output. Th is was estimated to be due to the amount of noise injected into the 
analog signal path from the digital portion of the circuit 
The resu lts of this first efforts were usefu l for the understanding of the diffi-
culties that occur in an analog-digital chip that may not be obvious or an-
noying in a pure dig ital design. Since the prog ress only occurs from the good 
analysis of previous experiments , all of these factors will be taken into consid-
eration for the design of a third generation improved analog-d igital chip on two 
different circuits 
The areas of concentration for the improvement will be· 
(1) Effort to have n-substrate and p-sllbstrate contacts in every 
In any case, the n-well should be hard wired (via n+) to power, 
so that any injected charge is diverted to Vdd via a low resistance 
path . These measures intend to reduce the latchup and the body 
effect. 
(2) Effort to reduce the spread of the dock pulses into analog 
areas which calise distortion to the amplification of the input sig-
nals and blur the output 
This was achieved using double guard rings (P+ and N+), in the 
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design. The P+ will be connected to Vss and the N+ will be con-
nected to Vdd. This way. for example, the P+ collects hole current 
thereby shielding the N+ source-drain connection. 
(3) Effort to redpce the total number of interconnect line~ 
~ to reduce the routing capacitance and the effects of 
(4) ~t~~te simqlation of the chip es-
pecially checking every single build ing block hierarchically going 
from the simpler to the higher 5~ 
The final simulation of the composite amplifiers in SPICE will inten-
sively come from the "MAGIC EXTRACTOR TO SPICE" software 
tool and not from a cascaded building of circuits, whenever pos-
sible. Thus, multiple interlayer capacitance will be included, which 
otherwise would not appear. The digita l parts Will be simulated with 
ESIM, the provided digital simUlation software tool, to verify their 
expected logic. 
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D. THE MOSIS LOW NOISE N-WELL ANALOG PROCESS 
In general. there are many different CMOS manufacturers. that can 
provide a wide range of technologies to chose from . The technology is 
usually referred to by the length of the smallest transistor gate that can be 
produced with that process . Other variations on manufacturers include those 
that produce only a certain application microchip or those that provide some 
design flexibility in what is called a semi-custom microchip. or those that 
provide the most design flexibility in what is called a full custom microchip. [Ref. 
14 : pp . 23] 
MOSIS was the manufacturing process available for the fabrication 
of the microchip designed in this thesis. The production line available was 
a 2 micron technology. full custom process. As it is defined before , that 
means that the minimum sized transistor has a gate length of 2 microns 
and that the design could be anything that would not violate the technol-
ogy design rules and would fit within the area of the microchip. Thus, this 
process allowed for the maximum amount of flexibility within the limits of 
technology. It must also be mentioned that there were two layers of 
meta lization available, called metal 1 (m1) and metal2 (m2), two polysili-
con layers poly1 and poly2. (necessary for higher precision capacitors, or 
as the gate of transistors and for short interconnects). PMOS and NMOS 
transistors were available to implement the CMOS log ic, a p-type 
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substrate with n-wells and for this design a maximum chip size of 2250 
microns by 2220 microns 
What makes the process used specific for analog integrated circu its 
is the fact that MOSIS specifies different fabrication parameters used 
(they will appear in SPICE simulation files), which are meant to introduce 
less noise in the analog circuit (It must be mentioned that noise is more 
crucial to an analog circuit than a digital circuit, because anything in the 
input is transferred to the output. while digital log iC is represented only by 
ones and zeros through threshold voltages that allow some acceptable noise 
margins). The analog fabrication parameters used are listed in Appendix B. 
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E. EXTERNAL DESCRIPTION OF THE CHIP, FLOORPLANNING 
The chip that is to be constructed has an allowable surface of 4,995,000 
fLm 2 and maximum of 40 pads. It has been decided to include two single 
op amps which will be able to be tested independently for comparison rea-
sons. The VlSI software MAGIC has been used to implement all nec-
essary components of the microchip. The first step of the design was 
to decide the use of the avai lable pads. Thus, their use is distributed as 
follows 
(1) Two pads for analog Vdd and two pads for analog Vss 
that supply power to all the bond pads. 
(2) Eight pads reserved for the programmability part of the 
Ch ip. These are input pads and their code name inside the chip 
wil l be S1x (where x = 0,1 ,2,3) for TSI C20A-1 composite OA, 
and S2x for MOFR C20A-1 
(3) Two pads for analog Vdd and two pads for analog Vss 
for the analog parts of the chip (where Vdd = +5, Vss = -5 Volts). 
(4) Four output pads , each one for one amplifier. Their names 
out1 for TSI C20A-1, out2 forMOFR C20A-1 , out3 and out 
4 for the two identical single OAs 
(5) Eight analog pads for the inverting and non-inverting 
inputs respectively of the amplifiers. Thei r names (+) and (-) V1 
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for TSI C20A-1,(+) and (-)V2 for MOFRC20A-1,(+)and (-) V3 
and V4 for the two single amplifiers. 
(6) Four analog output pads for the two phases (each phase 
divided into odd and even) of the non-overlapping clock. Thei r 
names <l>l , $2 and the inverse. 
(7) One digital Vdd and one digital Vss pad for the digital 
part of the design. 
(8) One master clock input pad, named eLK 
(9) Four internal test point analog pads for the composite 
amplifiers The V11 corresponds to the internal test point # 1 
of Figure 6.3 and the V12 corresponds to the internal test point 
#2 of Figure 6.3. The V21 corresponds to the internal test point 
#1 of Figu re 6.4 and the V22 corresponds to the internal test point 
# 2 of Figure 6.4 . 
(10) One universal ground pad ,called GND. 
In Figu re 7.2. one can see the relative placement of the pads inside the 
pad ring, as well as the position of the composite and single amplifiers . 
This is called floorplanning, and is defined as the exercise of arranging 
blocks of layout within a chip to min imize area or maximize speed . 
The complete microchip layout geometry, as submitted for fabrication, is 




















- - t~?;Witches 
MOFR 
C20A-1 .....-- -V2 input 
The 4 corners 
supply power 
to the rest of 
the pads 
Figure 7.2 Ghost Chip: Floorpliln And Bond Diagram 
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F. DESIGN OF REQUIRED PROGRAMMABLE CAPABILITIES 
First, we must say that what will be stated for the TSI configuration 
will be the same for the MOFR configuration. The programming pins for 
the TSI C20A-1 are labeled 513, S12 , 511 ,SID. The pins will use positive 
binary log ic to select the value of the ratio alfa for the composite. Table 7.1 
reveals the binary code and value of alta that is selected. Important for this 
circuit is the fact that the logic one is +5 Volts , the logic zero is -5 Volts, 
and the switches close on a logic 1 and open on a logic O. 
TABLE 7.1 BI NARY CODING OF THE CAPACITOR RATIO 
Capacitor S13 S12 S11 S10 
Ratio value pad input pad input pad input pad input 
(a) 
1 0 0 0 0 
2 0 0 0 1 
3 0 0 1 0 
4 0 0 1 1 
5 0 1 0 0 
6 0 1 0 1 
7 0 1 1 0 
8 0 1 1 1 
9 1 0 0 0 
10 1 0 0 1 
11 1 0 1 0 
12 1 0 1 1 
13 1 1 0 0 
14 1 1 0 1 
15 1 1 1 0 
16 1 1 1 1 I 
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This variable capacitor ratio will be changed through the choice of 
capacitor groups connected in parallel, as it is described in references 1, 
10,14 and 22. In Figure 7.3 we can see how the parallel groups are go-
ing to withstand inside the chip and give the desired result. The layout 
geometry of this realization is shown in Appendix C, Figure ApC 2 
J to the negative input of A2 
=c::) to ground 
to the internal test point # 1 
Figure 7.3 Schematic Diagram of the Programmability Part 
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G. THE CHOICE OF A CMOS OPERATIONAL AMPLIFIER 
The most complicated and most important component needed to im-
plement the C20A-1, in both configurations, was the operational amplifier. 
A lot of research has occurred in references 9,10,14, and 15. The de-
bate was about which OA would give the best results . It has been de-
cided to adopt the one that was found to be the best in reference 14, 
with the only difference that its performance would be reevaluated in 
SPICE using the latest and more accurate low noise parameters, in com-
parison with these that were used in reference 14 Its schematic diagram 
is shown in Figure 7.4 
------- ----- ----. 
-<C; ,""_"WC 
-<r:: .~,_",,,oo 
Ql,Q2, DII/.,.~~.I ~.'r 
~:,:~~::;::=~:,~~~:::: ~i~ ... ~. 
011,012,013 , rn.;, ~;.. el,ou;' re~,,", 
'0 ,h. bl .. poinl for OS. 
Figure 7.4 CMOS OA Selected Circuit Diagram 
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As one can see from the circuit diagram, the bias current is estab-
lished by Q5 and the bias point for Q5 is the result of the bias current 
created by Qll, Q12 and Q13. This particular bias arrangement was done 
so as to allow for dynamic Vss and Vdd, that is, the proper bias point was 
insensitive to changes in the voltage supplies. The differential gain stage 
made by Ql, Q2, Q3, Q4 and Q5 is a differential input but a single ended 
output. The single ended output feeds into Q9 and Q6. Q9 in conjunction 
with Q1D provides level shifting and an additional gain stage. Q8 and the 
compensating capacitor provide feedback that maintains the stability of the 
amplifier. Q6 and Q7 provide a class-AS output stage, similar to a totem 
pole driver stage in bipolar technology. The advantages of th is circu it are 
the interna l compensation and an internal bias circu it which resu lts in 
fewer internal pins. It can also drive a larger load because of its ded i-
cated output stage [Ref. 9 : pp 168 - 245] . 
The analog process was helpful to the fact that the size of the com-
pensation capacitor was kept small because of the use of the polyl to 
poly2 capability. Thus the transistors of the amplifier were relatively big, pro-
viding a high open loop gain as well as a high load capability. There 
were guard rings around the differential input transistors, as well as around 
the transistors acting as current sources for the gain stages. The layout 
implementation is shown in Appendix C, Figure ApC 3 
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H. THE lWO PHASE NON·OVERLAPPING CLOCK 
The two phase non-overlapping clock is built using a latch, and then 
placing multiple inverters in the feedback path that controls when and for 
how long a switch is opened and closed.[Ret. 9 : pp 516 - 518] The allow-
ance of the even inverted non-overlap is in the nanosecond range , as it 
will be shown later in the simulation, thus the design is absolutely safe. 
The number of inverters used is the one that defines the delay intra-
duced. In Figure 7.5 we can see its schematic diagram. in Figure 7.6 the 
transistor level diagram, and In Appendix C, Figure Ape 4, the layout ge-
ometry. 
-~--------------
~&~""".~O<'" . "''''o, c/oc~51gna.' , - ' . , a .2 ~ / 
I '" 
Figure 7.5 The Two Phase Non-Overlapping Clock Circuil Diagram 
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" •• ", 1 (0"" 
" 
Figure 7.6 Transistor Level Circuit Dillgrllm for the Clock Used 
The layout geometry of the subcells used for the clock implementation. the 
2-input-NOR gate and the inverter, are shown in Appendix C, Figures ApC 
5 and 6 
THE TRANSMtSSION GATE 
The gate controls the passage of current between the source and 
the drain. Simplifying this to the extreme allows the MOS transistors to be 
viewed as simple on-off switches. There is some peculiarity though , a N-
SWITCH is almost a perfect switch when a zero is to be passed from an 
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input to an outp ut. but an imperfect switch when passing a one. The 
Opposite happens to a P-SWITCH. By combining an N-SWITCH and a P-
SWITCH in parallel. one obta ins a switch in wh ich zeros and ones are 
passed in an acceptable fashion. We term this a complimentary switch , or 
C-SWITCH, or transmission gate in our case. Its schematic diagram is 
shown in Figure 7.7 and its layout geometry in Appendix C, Figures ApC 




Input 0 : Passes 
through the 
NMOS 
Input 1 : Passes 
through the 
PMOS 
Figure 7.7 Complementary Transmission Gate 
There are some non-ideal characteristics in the deSign of the trans-
mission gate that must be considered. These are the parasitic capacitances 
associated with transistors and the on-channel resistance which is in the 
range of several KO and infl uences the signal that passes. Equation 7.1 
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defines the variation parameters of the on-channel resistance 
Rc = 1' .('~;,"):(Vgs - Vr) ... L:;~~ 
where ~ == surface mobility 
£ 0 ' £, = The dielectric constants of the insulating layer 
1", = The thickness of the oxK:le or insulating layer 
Vg• = The gate to source voltage of the transistor 
V t = The threshold voltage of the transistor 
(7.1 ) 
It is obvious that the designer can on ly control the width and length 
of the transistor. The ways to reduce the on channel resistance are either 
to reduce the (Iengthlwidth) ratio. or connect two transm ission gates in 
parallel [Ref. 14 :pp 50]. In several simulations, different ratios had been 
tested , and the final on-channel resistance varied between 82 nand 141 
n for the range -5 to 5 Volt. 
J, CONNECTING ALL PARTS TOGETHER : THE COMPOSITE OA 
The only remaining design task, was to connect all the parts described, 
in order to implement the two different configurations of the composite am-
plifier and also provide all necessary lines that lead to the sched-
uled pads. In order to reduce the lines that were to feed the circuit with 
Vss and Vdd, a handy idea was realized . Since the two guard rings(P+ 
and N+) that surrounded the composite wou ld be in real Vss and Vdd voltage 
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respectively, and also a metal line wou ld pass underneath to power the sub-
strate contacts, we could use this metal line to bias the amplifiers with a very 
small extension where necessary. The use of double guard rings for a p-
substrate is shown in Figure 7.2. 
Vss Vdd 
u ~ J 
N -well . 
P - substrate 
Figure 7.2 The Use Of Dummy Collectors To Reduce Latchup 
The final schematic diag ram is shown in Figure 7.3 for the compos-
ite C20A-1 with MOFR damping and in Figure 7.4 for the TSI damping. 
The layout geometry is shown in Appendix C, File ApC 9. 
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*** - Non Inve rting inpul 01 AI 
- = inverting input of C20Al 
p, 
Figure 7.3 Complete C20A - 1 : lSI Damping 
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*** _ Non inverting input of .0,1 
- "inverting input of C20A1 
• • 
Here is the different switei'ling with 
compar ison to the TSI configurat ion 
Figure 7.4 Complete C20A - 1 : MOFR Damping 
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K. SIMULATION AND TEST RESULTS 
All digital magic cells such as the inverter, the transmission gates, 
and the two phase non-overlapping clock were simulated using the 
event driven log ic-level simulator ESIM to verify performance of the 
required functions. In addition, to determine the resultant pulse width and 
detay for the one shot, SPICE was used to perform transient analysis. The 
simulations are listed in Appendix D, Files C, D and E. The single CMOS 
operational amplifier, as well as the composite amplifier, were simulated 
only by SPICE. This program was sufficient to provide all necessary 
information to the single amplifier. but not to the composite amplifie r. In the 
last one only a transient analysis plot was realizable, but not any frequency 
response plot which would also provide power consumption information. The 
appropriate software to test the switched capacitor composite amplifier 
wou ld be SWITCAP, which was not available. Still, the obtained transient 
analysis resu lts matched the ones that were found from the mathematical 
analysis of the circuit, giving serious belief that the implementation this 
time would be successful. To avoid redundancy of simulation results, only 
the plots of the inverter's DC curve, clock's and composite amp lifier's transient 
analysis (100 KHz and 350 KHz) , and CMOS amplifier's frequency response will 
be shown in Figures 7.5 through 7.9 respectively. 
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Sl'ICE3C 
Comments: The u.<;ed dn:uit ~ic is: 
True: + 5 Voltli 
Fabe : - ~ Voltli 
~tfs ":~~e ~~~St ~3Sd~~~~'t 
~~~~J~t~b~!e;Foc1:'J~~r~r:.'it that 
NM low = 1.5 Voltli 
NM bil:b == 1.7 Volt.' 
v(100) = The simulation 
designated output node 
Figure 7.5 The ID~erter Cell DC Analysis Plot 
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Figure 7.7 TbeC20A 1 ComllOsite Amplifier: Sillilsoidal Stead.y Slate Response For 100 KHz Input 
105 
SP1CE3C - --t4OOJ=Simulatiooinpulnode 
ri n A 1\" 
1\ 1\ i\ I II , I i \ 
'i I: "i :1', ,i i 
I, : I i: 
ComnlenlS: Even 1011 
high (requeucy ihe 






~::n~ · aliasing 








'I ( \ I \! \ i 1 i 1 i 
\1' '\:, I ," 
, 'Ii Ii 1,,1 1,,1 :V! :, 1' \1 I 'V' 
Ii ~ V V V 
Figure 7.8 The C20A I COIuposile Amplifier: Sinusoidal Sleady Slate Response For 350 Kth lnpul 
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Figure 7.9 The Analog CJl.l0S Operational Amplifier; Frequency Response lofomlation 
L. CONCLUSIONS 
The SPICE simulation results have shown an approach toward the 
success of the chip that is going to be fabricated. The simulations are 
not the "blind guide" though, because in the actual fabrication we may 
have imperfections such as non vertical lithography, or bad doping which 
is not anticipated by SPICE Also, we do not have all detailed information 
that only a software program designated exclusively for switched capacitors , 
such as SWITCAP, would give. The individual results for the single 
amplifier, the clock, and the elementary bu ilding blocks are of maximum 
possible accuracy and encourage the confidence that they were not away 
from reality. The important is that according to the simulations, we get a 




A. WHERE AND WHY THE USE OF NEURAL NETWORKS 
The current explosion of interest in artificial neural systems is based 
on a number of scientific and economic expectations. One should be 
aware, however. that some of the popular expectations may be exagger-
ated and are not realistic. We can be quite sure that neural networks will 
not replace conventional computers. The two main reasons are, first the low 
cost of the conventional digital computers. and second the fact that these 
so far outperform any other computing devices in numerical calculations. 
One possibility for the use of artificial neural systems is to simulate 
physical systems that are best expressed by massively parallel networks 
Also, low-level signal processing might be best done by parallel analog or 
analog and digital neural networks. Perhaps the most likely applications for 
neural networks will be those involving classification, association, and rea· 
soning rather than sequential arithmetic computing , It seems that the areas 
requiring human-like interface perception of speech and vision , whenever 
the real time parameter is needed, are the most likely candidates for ap-
plications. Neura l networks are also expected to be widely applied in ex-
pert systems and a variety of signal processors. At present , such systems 
are available as aids for medical diagnosis, financial services, stock price 
pred iction , solar flare forecasting, radar pulse identification, and other 
109 
applications. As most researchers agree, future artificial neural networks 
are going to offer a complimentary technology to the purely digital one 
The ultimate goal may be to exploit both technologies under the same 
roof, while presenting a single, fiexible interface to the user. [Ref. 17 : pp 1 
to 22] 
B. RELATION OF THIS IMPLEMENTATION 
This is exactly the philosophy of the chip that has been fabricated, 
combining analog and digital advantages. It belongs to the nature of the 
switched capacitor circuits to require a thorough knowledge of technology 
and an understanding of the kind of applications that these will enforce 
The anticipated purpose of this microchip implementation is to attract even 
more research in the VlSI neural network implementation, ultimatelyoffer-
Ing solutions to the following domains 
1. Engineering 
App lications in this fie ld would envolve combining high information ac-
curacy, and low weight, coupled with extreme speed and comp lex image 
processing capabilities. Image processing in this case includes image classi-
fication and interpretation. The tenn "images" applies to all two-dimensional 
patterns, not only to the visual images. The following list names all domains 
and applications where use of neural networks is recommended 
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tracking 
a. Image processing 
~ : Motion, color, depth 
b. Image interpretation 
~ :Fault detection, classification, counting. optical path 
c. Optimization 
~ : Routing, placement, 2D cost function 
d. Solving nonlinear partial differential equations in real time 
8.QQliQa1i.Q..o.s. : Navier - Stokes equation used in weather pred iction 
e. Simulating nonlinear waves 
~ : Solitons, autowaves, spira l waves 
2. Neurobiology 
Mosl neurobio log ical systems are comprised of two-dimensional 
neural array processors consisting of loca lly connected neurons. Neurobi-
010gi51s need a standardized structure upon which to attach the vast store 
of information available from experimental data. Programmability is required 
for this kind of applications. 
a. Sensol}' systems 
~: Vision, Audition, Olfaction , Taste, receptor arrays, 
cortical processing of sensory information 
b. Motor systems 
111 
~ : Cerebellum, ocular motor system, sensory-motor as-
sociation areas 
3. Consumer electronics (List of most commercial features) 
(1) Smart video camera that adjusts for brightness, color con-
stancy . contrast , motion. even in local regions of the visual scene 
(2) High speed character recognition 
(3) Depth perception 
(4) Deblurring functions 
(5) Remote processing of medical images 
(6) Classifying and analyzing auditory signals 
4. Indust ry and Physics (List of research fields) 
(1) Stress and Heat analysis 
(2) Thermographic heat analysis 
(3) Super high speed cameras triggered by prescribed events 
(h igh energy physics) 
(4) Robot vision 
(5) Automatic visual inspection in manufacturing 
In the next subsection, two specific examples of the composite am-
plifier hardware implementation, on a neura l network application, will be 
gi'Jen 
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C. BUILDING THE NEURAL PROCESSING NODE 
The basic processing unit is defined as the processing node (neuron) 
and weights (synaptic connections). The processing node needs to memo-
rize data stored as connection weights, to generate a neuron's activation 
value, and to compute the unit's output signal. These units would make it 
possible for the unit to perform recall functions. In a simple version, 
weights can be determined by resistance va lues, and the analog computa-
tion of a scalar product and subsequent non-linear mapping can be per-
formed by a summing amplifier with saturation, as it is shown in Figure 
8.1. This operational amp lifier can very well be the composite for a hig h 
demanding network. 
:; ~I_ c,,, .~ __ • 
-1, \:::) t~h& "." yo gp " y(~ 
1 \. ~)Pos itlve weIghts 
Figure 8.1 Resistor OA Implementation Of Neuron With Weights 
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The objective is to express the neuron's weight values and its range 
of linear operation in terms of circuit component values. We assume mo-
mentarily that the neuron made of an operational amplifier operates in the 
linear region. According to the superposition technique, F(x,Y) can be 
computed as the sum of individual n + p responses, which are the results 
of each separate excitation 
A simple variable input would give 
f(x):= fcf Wj. Xj) 
,., 
The two variable input results to 
{ f",_ f(x, y) ~ net, 
fSal t , 
for net < f sal_ } 
for fsal_ < net < fsat+ 
for net> fsal ' 
(8.2) 
(8.3) 
where net = w~~o.po.e * X + v1rnn.po.. * Y. The activation value net is not 
measurable or physica lly present anywhere in the discussed neural com-
puting node ci rcuitry. It is helpfu l, however, to define and use this variable 
as a hypothetical input voltage of a un ity-gain saturating amplifier. 
It is not within the purposes of this investigation to analyze the 
funct ions of neural networks, but simply to show that the composite ampli-
fier can provide an enhanced performance when implementing basic neural 
networks. From the initial assumption that the amplifier operates in the lin-
ear region, one can understand why it is an advantage 10 use the 
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composite amplifier instead of the single GA, considering its proven im-
provements in bandwidth and stability. 
Another application of a composite amplifier as a summing amplifier can be 
demonstrated by the following example, that is the design of a missile sen-
sor for military applications. This has to do with the Expert matrix method. 
Although the existing methods of sensor effectiveness evaluation are ex-
treme ly useful in understanding the workings of a sensor system in a 
given scenario, they fail to provide a quantitative measure of sensor effec-
tiveness. By using artificial intelligence methods and ideas, the Expert ma-
trix method procedure is developed. Using this method and drawing upon 
experience gained from the scenario method, engagement models, and ex-
pert opinions, we can quantitatively improve the sensor effectiveness The 
exact equations and the deep understanding of this complicated method is 
fou nd in Reference 30 , pages 284 to 298. The only principle that we need 
to mention in this investigation , is the fact that we simp ly need derivation 
of weights as shown in the weighted summer. This is the solution of a 
fu ndamental problem in decision theory, how to derive weights for a set of 
activities according to their importance, The idea is to initial ly estimate the 
matrix of relative weights and then obtain a more accurate estimate by 
calculating the eigenvector (characteristic vector) of this matrix. One can 
see that , if the initial assumed relative weight vector is absolutely correct, 
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then the calculated eigenvector will be identical to it. This is exactly the 
task demanded by the weighted summer of Figure B.1, and the fact that it 
can be implemented in a digital-analog microchip make it suitable for imp le-
mentation of the sensor system of any military missile. Figure B.2 and Table 
B.1 illustrate a basic theoretical multisensor system that is to be built, and 
the element weights which need to be determined. 
Thermal Imager System 
(TIS) 
Millimeter wave radar System 
(MMW) 
Infrared search and track set 
( IRST) 





















RES J RELIABILITY WEIGHT 
VOLUME 
COST 
Figure 8.2 Sensors: Operating Conditions and Parameters 
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TABLE 8.1 SENSOR WEIGHTS MATRIX 
Sensor Smoke Weather Search Recogni- Range Aogul., l ~ouoteCl 
Dust Volume lion value value measure 
False 
alarm 
TIS 3 5 3 10 5 10 10 
MMW 9 9 9 1 9 5 5 I 
IRST 3 3 9 1 1 1 I 3 
TIS & 9 9 9 10 9 10 10 
I MMW 
RWR 9 
'----"-- L2 _ _'_L --'- 1 I 10 
This examp le demonstrates the general idea of how important the 
applications of an accurate weighted summer can be , and where the re-
search in analog-digital systems may lead 10. One can also understand 
that sometimes when the accuracy is the ma in demanding factor on a de-
sign, then the analog switched capacitor design of a neural network is the 
more appropriate way to go 
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IX_ CONCLUSIONS AND RECOMMENDATIONS 
A. CONCLUSIONS 
This thesis represented an effort to standardize and justify the steps 
that lead to the derivation and the VLSI implementation of analog-digital 
integrated circuits using switched capacitor principles. 
It has been proven that a viable mathematical analysis is possible and 
that a circuit that is first designed in the analog domain using resistors 
can then be transformed to a new circuit in the switched capacitor domain 
using equivalent damping models Using this method. stability and frequency 
response information can be derived using equivalent z-transform 
techniques. Proper use of advanced mathematical software packages can 
minimize the possibilities of errors in the derivation of complicated transfer 
functions. Thus. anticipation of output results and evaluation of a design 
can be expected to save time and effort before resorting to hardware and 
layout implementation or simulation using Spice 
The availability of a VLSI process. optimized for low-noise analog 
circuits, together with increased emphasis on design considerations such 
as double guard rings. prevents annoying interaction between the analog 
and digital parts and minimizes noise injection in the analog signal path. 
It is also advised that substrate contacts be included in the design for 
any NMOS and PMOS device at the lowest subcell level. 
118 
The scope of this work covers the complete mathematical evaluation of 
two different switched capacitor topolog ies applied to the improved design 
of the composite amplifiers. VLSI implementation. and simulation of this 
third generation stray insensitive switched capacitor eNOAs, will also be 
presented. The time was not sufficient to get back and test the fabricated 
microchip, but the time spent in the most rea listic possible simulations 
provided knowledge and experience. The results and the design may form 
the basis for an improved future VLSJ implementation of artificial inte lligence 
neural systems 
B. RECOMMENDATIONS FOR FUTURE RESEARCH 
1) Any switched capaCitor design. before it is going to be implemented 
in a microchip. should be analyzed mathematically, as it is done in the 
present research. Sensitivity analysis would also be very usefu l. 
2) In order to have more pads available on the ch ip for external 
connections, ICs shou ld be designed such that instead of implementing two 
separate composite amplifiers that differ only in the damping (TSI and 
MOFR, respectively) only one composite amplifier w ith programmable damping 
should be designed. 
3) Further improvement of the sing le operationa l amp lifier used in the 
design will enhance the overall performance of the composite amplifier. This 
improvement can be accomplished through the use of BiCMOS technology 
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Operational amplifiers implemented using this technology demonstrated a 
notable enhancement of their characteristics. Future work in this area should 
consider the use of SiGMOS technology, as soon as design and testing 
software tools are available at the Naval Postgraduate School 
4) Improvements could be made in circuit simulation, especially in 
the early design evaluations, by the availability of the software package 
SWITCAP. Unfortunately, SPICE cannot provide all neccessary information, 
specifically in the frequency, dc, and ac analysis of switched capacitor 
networks 
5) After the testing of the current microchip, all working cells can 
be redrawn in a more compact form. The only way for more capability to be 
provided within a relatively small area, using the same parameters, is to 
use tested and proven cells in the tightest possible area management. 
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APPENDIX A: File # 1 
C20Al : MOFR, Ideal Open loop transfer function 
Solve [ { vout_= (va-vll *A2. 
vl=", (vb-v2) *Al, 
(va - v2) *Cr='" (v2 -vl) * (Cn (1-:00;" (-1) ) +a*Cr} }. {vl, v2, vout} 1 
{{vout -> 1I.2*va + 11.2* 
{Cr *vil*Z + 
Cn *z 
X"'ExpandAll [vout ] ; 
Y. Together [xl; 
NM",NUIlIerator [Yl; 
ena",Collect [NM,va]; 
duo ",Collect [ena,vb ] ; 
olpideal=duo/Denomina tor [Y] 
<- C:1*z <- 1/ 
- A1* (-Cn <- + a*Cr*z») 
(vb (A1 A2 Cn - A1 A2 Cn z - A1 A2 Cr z a 11.1 A2 Cr z ) + 
! - (A2 Cn) - A1 A2 Cn <- A2 Cn z + A1 A2 Cn Z + A2 Cr 
;;! A2 Cr z + Al A2 Cr z + a A: A2 Cr z) / 
( -Cn - Al Cn + Cn z + A1 Cn z ..- Cr z + a Cr z + a A1 C:r z) 
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C20AI : MOFR, Real Open Loop Transfer Function 
olpideal .. duo/Denominator [Yl 
(vb (AI A2 Cn - Al A2 Cn z - Al A2 Cr z a Al A2 Cr z) + 
va ( - (A2 Cn) - Al A2 Cn + A2 Cn z + Al A2 Cn z + A2 Cr z + 
a A2 Cr z <- Al A2 Cr z + a Al A2 Cr z)) / 
(-Cn - Al Cn .,. Cn z + Al Cn z - Cr z + a Cr z + a Al Cr z) 
AI: (wtl*tau/2) * (z+I)/ (z-I). 
A2_ (wt2 * tau/2) * {z+l}/ (z-l) • 
olpideal 
Xl::ExpandAl1 [olpideall. 
Y1 .. Together (Xl]. 
Y2 _ExpandDenominator [YI) 
enal::Collect (Numera tor [Y2] ,va] 
duol=Col1ect (enal,vb] 
tria=Col1ect (Denominator (Y2] , z] 
olpreal"duol/tria 
(vb* (Cn*tau"2*wtl*wt2 + Cn*tau"2*wtl*wt2*z 
Crt tau"2*wtl *wt2*z a*Cr*tau"2 *wtl *wt2 * z 
Cn* t au"2* wt l *wt2* 7. "2 2 *Cr*tau"2 *wtl *wt2 *z"2 
2 *a*Cr* tau"2*wtl *wt2 *z"2 Cn* tau"2*wt I *wt2 *z" 3 
Cr*tau"2*wtl*wt2*z"3 - a*Cr*tau"2*wtl*wt2*z"'3) + 
va* (2*Cn*tau*wt2 - Cn*tau"2*wtl*wt2 2*Cn*tau*wt2*z 
2 *Cr* tau*wt2* z 2 *a*Cr*tau*wt2 * z 
Cn*tau"2*wtl*wt2*z + Cr*:.au"'2*wtl*wt2*z .,. 
a*Cr*tau"'2*wtl*wt2*z 2*Cn*tau*wt2*z"2 + 
Cn*tau"2*wtl*wt2*z .... 2 + 2*Cr*tau"2*wtl*wt2*z"2 + 
2*a*Cr*tau .... 2*wtl*wt2*z"2 + 2*Cn*tau*wt2*z"3 + 
2*Cr*:.au*wt2*z"'3 + 2*a*Cr*tau*wt2*z .... 3 -
Cn*tau"2*wtl*wt2*z"3 + Cr*tau"2*wtl*wt2*z"'3 .,. 
a*Cr*tau"2*wtl*wt2*z"3)) / 
( 4*Cn + 2*Cn*tau*wtl -
(I2 *Cn + 4*Cr - 4*a*Cr - 2*Cn*tau*wtl 2*a*Cr*tau*wtl) *z 
(-I2*Cn - B*Cr - B*a*Cr - 2*Cn*tau*wtl) *z"2 .,. 
(4*Cn + 4*Cr .,. 4*a*Cr .,. 2*Cn*tau*wtl + 2*a*Cr*tau*wtl) *z"3) 
Aplus= (2*Cn*tau*wt2 - Cn*tau"2*wtl*wt2 - 2*Cn*tau*wt2*z 
2*Cr*tau*wt2*z - 2*a*Cr*tau*wt2*z -
Cn*tau"2*wt1*wt2*z + Cr*tau"2*wtl*wt2*z + 
a*Cr*tau .... 2*wtl*wt2*z 2*Cn*tau*wt2*z"2 + 
Cn*tau"2*wtl*wt2*z"2 + 2*Cr*tau .... 2*wt1*wt2*z"2 
2*a*Cr*tau"2*wtl*wt2*z"2 + 2*Cn*tau*wt2*z .... ) + 
2*Cr*tau*wt2*z") + 2*a*Cr*tau*wt2*z") + 
Cn*tau"2*wt1*wt2*z") + Cr*tau"2*wtl*wt2*z") + 
a*Cr*tau "2*wtl*wt2*z")}/ 
- - - - - - - -
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{-4*Cn + 2*Cn*tau*wtl + 
(12*Cn + 4*Cr + 4*a*Cr - 2*Cn*tau*wt l 2*a*Cr*tau*wtl) *z + 
{-12*Cn - 8*Cr - 8*a*Cr - 2*Cn*tau*wtl)*z"2 + 
(4*Cn + 4*Cr + 4*a*Cr + 2*Cn*tau*wtl + 2*a* Cr*tau*wtl)*z"'3) 
AminuB=- (Cn*tau "' 2*wtl*wt2 + Cn*tau"2*wtl*wt2*z -
Cr*tau" 2*wtl*wt2*z - a*Cr*tau " 2*wtl*wt2*z -
Cn*tau"2*wtl*wt2*z"2 - 2*Cr*tau"2*wtl*wt 2*z " 2 -
2*a*Cr*tau" 2*wt l*wt2*z"2 _ Cn*tau"2*wt l*wt2*z"3 
Cr* t au " 2*wtl*wt2*z " 3 - a*cr*tau"2*wtl*wt2*z " 3) / 
( - 4*Cn + 2 *Cn*tau*wtl + 
(1 2*Cn + 4*Cr + 4*a*Cr - 2*Cn* t au*wtl - 2*a*Cr*tau*wt l) *z + 
(-12*Cn - 8*Cr - 8*a*Cr - 2*Cn*tau*wtl) *z"'2 + 
(4* Cn + 4*Cr + 4*a*Cr + 2*Cn*tau*wtl + 2*a*Cr*tau*wtl) *z " 3) 
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C20Al : MOFR, The buffer transfer function 
tbuf=Aplus/ (I+Aminus) 
tbfl=ExpandAl1 [tbuf]; 
tbf2=Together {tbfl] ; 
tbf3=Collect {Numerator [tbf2], z]; 
tbf4=Collect [Denominator {tbf2] • z ] ; 
tbuffer .. tbf3/tbf4 
{2*Cn*tau*wt2 Cn* tau"2*wt l *wt2 + 
(-2*Cn*tau*wt2 - 2 *Cr*tau*wt2 - 2*a*Cr*tau*wt2 
Cn*tau"2*wtl*wt2 + Cr*tau"2*wtl*wt2 + 
a*Cr*tau"2*wtl*wt 2 ) *z + 
{-2*Cn*tau*wt2 + Cn*tau"2*wtl*wt2 + 
2*Cr*tau"2*wt l*wt2 + 2*a*Cr*tau"'2*wtl*wt2} *z"2 
(2*Cn*tau*wt2 + 2*Cr*tau*wt2 + 2*a*Cr*tau*wt2 
Cn*tau .o. 2*wtl*wt2 + Cr* t au"2*wtl *wt2 ... 
a*Cr*tau"2*wtl *wt2 ) *z"3) / 
(-4*Cn + 2*Cn*tau*wtl - Cn*tau .o. 2*wtl*wt2 + 
(12*Cn + 4*Cr + 4*a*Cr - 2*Cn*tau*wtl -
2*a*Cr*tau*wtl - Cn*tau"2*wtl*wt2 + 
Cr*tau"2*wtl *wt2 + a*Cr*tau.o. 2*wtl *wt2) *z 
( - 12*Cn 8*Cr - 8*a*Cr - 2*Cn*tau*wtl + 
Cn*tau"'2*wt1*wt2 + 2*Cr*tau"2*wtl*wt2 + 
2*a*Cr*tau .o. 2*wtl*wt2) *Z.o. 2 + 
{4*Cn T 4*Cr + 4*a*Cr + 2*Cn*tau*wtl + 2*a*Cr*tau*wt l 
Cn*tau"2*wtl*wt2 + Cr*tau"2*wtl*wt2 
a*Cr*tau "2*wtl *wt2} *z"3} 
wtl .. 6.5285*10 .o. 6 ; 
wt2=6.5285*10 .o. 6 ; 
Cr .. l*10'" (-12); 
Cn=5*10" (-12) I 
a .. l; 
tau",1*10'" (-5) I 
tbuffer 
- 10 
( -1.77386 10 2.74941 10 
-10 3 
4.45426 10 ) / 
(-2 01386 10 
- 10 3 
1 . 6436910 z) 
z + 3.47871 10 
-10 
z + 2.59871 
ARIT .. Numerator [tbuffer] / (4.64359*10" (-10) *z"3) 
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ARIT1 .. Expand [ARIT] 
PAR .. Denominator [ tbuffer] / (4. 6436 51"'10" ( - 10) *z "3 ) 
PAR1=Expand [PAR] 
trans fer ,.ARIT1 jPARl 
0.3819930 . 5920750.749126 
0 . 959208 
0.433676 0 .39 1 680.559622 
1. - - -- - --- --- -
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General solution to an inverting configuration 
operational amplifier 
Solve [{ (vI-v:;!) /Rl- (v:;!-v3) /R2 ... 0, 
v3+ (v2*Aminus) .... O}, {vl,v2}] 
{{VI -;:> -«RI*V3 )!R2) + (-RI - R2)*v3)/(Aminus*R2), 
v2 -;. - (v3/Aminus) II 
vl",-{(RI*v3l/R2) + ({-RI R2)*v3 )/(Aminus*R2 ) 
Rl v3 ( -RI - R2) v3 
- (--) . -----
R2 Aminus R2 
vinp:Collect [vl,v3] 
Rl -RI - R2 
(-(-) + ----I v3 
R2 Aminus R2 
invt=vinp/v3 
RI - RI R2 
-(- ) +--- -
R2 Aminus R2 
invtr",ExpandAll Einvt]; 
invtra=Together Einvtr] 




Aminus Rl - R2 
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C20Al : MOFR inverting circuit solution with capacitor 
rat io,.,l and gain::-l 
t r ns _ (Aminu8*R2) / ( - RI-R2 -Aminus*Rll 
Aminus"-(Cn'lau"'Z'wt1'wt2'" Cn'tau"Z'wt1'wt2'z_ 
Cr'tau"2'wt1'wt2'z - a'Cr'tau"'2'wt1'wU'z _ 
Cn'tau"'Z'wt1'wtZ'z"2 - 2'Cr'tau"'Z'wt1'wtZ'z"'2_ 
2'a'Cr'tau"2'wt1'wtZ'z"2 - Cn'tClu"'2'wt1'wt2'z"'3-
Cr'tau"2'wt1'wtZ'z"'J - a'Cr'tau"2'wt1'wt2'z"'3) I 
(-4'Cn + 2'Cn'tau'wt1 + 
(12'Cn'" 4'Cr + 4'a'Cr. 2'Cn'tau'wt1 - 2"a'Cr"tau'wt1j'z'" 
(-12'Cn - 8'er - 8°a'Cr - 2'Cn'tau'wt1)'z"2 + 
(4'Cn .. 4'Cr" 4'a'Cr" 2'Cn'Iau'wt1 + 2'a'Cr*tau'w11)'z"3) 
X= ExpandAl l [ trnsl ; 
Y=Together [xl; 
NM",Collec t [Numerator [Y) ,z J 
DN .. Col l ect [Denominator [Y] • zl 
invgainmofr .. NM/DN 
(Cn *R2*t au " 2 *wtl*wt2 _ (Cn*R2*rau A 2*wtl*wt2 
Cr*R2*tau"2* wt l *wt2 a*Cr*R2 * t:au "2 *wtl*wt2) *z + 
(- (Cn *R2 *tau "2*wt 1 *wt 2) 2 *Cr* R2*tau"2 *;..'t l *wt2 
2*a * Cr*R2 *tau "2*wt1 *wt2) *z"2 + 
( - (Cn*R2*::au"2*wtl*wt2) Cr*R2*tau"2*wt1*wt2 
a *C r*R2 *tau "2 *w t1 *wt2) *z" 3) / 
(-4 * Cn*R1 - 4*Cn*R2 -t 2*Cn*Rl*tau*wt1 + 2*Cn*R2*tau*wt l 
Cn*R1*tau"2*;..'tl*wt2 ~ (l2*Cn*R1 -t 4*Cr*R1 + 4*a*Cr*R1 -t 
12 *Cn*R2 ~ 4*Cr*R2 -t t,*a*Cr*R2 2*Cn*R1* t a u *wt1 
2 * a *Cr*R1 * ::au*wt 1 2 *Cn*R2 *tau *wt1 2 *a *Cr*R2*tau *wt 1 
Cn*R1*tau"2*wt1*wt2 -t Cr*R1*tau"2*wtl*wt2 -t 
a *C r *Rl*tau"2*wtl*wt2) *z + 
( -1 2 *Cn *Rl B*Cr*R1 8 *a* Cr*Rl 12 * Cn *R2 8*Cr*R2 
R*a *Cr * R2 - 2*Cn*R1 * tau *wt1 2 *Cn*R2*tau *wt1 -t 
Cn * Rl*tau"2*wtl *wt2 _ 2*Cr*Rl* tau"2*wtl*wt 2 ..I-
2*a*Cr*Rl*tau"2*wtl*wt2) *z"2 -+ 
(4*Cn*Rl -+ 4*Cr *R l - 4*a*Cr*Rl - 4*Cn*R2 _ 4*Cr*R2 -t 
4 * a *Cr*R2 -t 2*Cn *R l *ta'.l*wt1 + 2*a*Cr*Rl *tau*wtl 
2*Cn*R2*tau*wtl + 2*a*Cr* R2 * tau*wt l • 
Cr:*Rl*tau"2 *wt1*wt2 + Cr*Rl*tau"2*wtl*wt2 -t 










APPENDIX A Filc # 5 
invgainmofr 
- 6 -7 -6 2 
(1 27864 10 8 . 52 4 26 10 , 2 . 13107 10 
- 6 3 
1 .7 0465 10 , ) I 
- 7 2 
1- 7 352 1 9 10 9. 6 6 l,l 6 1 0 676 4 6 10 
- 6 3 
2 .9366 4 10 z) 
ARIT",Numerator [invgainmofrl! {2. 93 88 4* 1 0" (- 6) *:z " 3 ) ; 
ARITl",Expand [ARIT] 
PAR",Denomina tor [invgainmofr] ! {2. 9388 4 * 1 0" (- 6 ) * Z "3 ) ; 
PARl", Expand [PARl ; 
trans fer .,ARITl!PARl 
0 . 435083 0 .2 90C55 0 .725138 
- O.S8C 1 11 ... - -- + - -- - ---
0.250 1730 .3 288430 . 159126 
1. - - - - - - --- • ---
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ratio ", l and gain. - lOO 
trns,,= (Aminus*R2) I { -RI-R2 -Aminus*Rl} 
Aminus=-(Cn'tau A Z'wt"wt2 -+ Gn'tau"Z'wt"wtZ'z-
Cr"tau"Z'wt,'wt2'l _ iI'Cr'lau"Z'wt,'wtZ'z-
Cn'tau"Z'w("wtZ'zA 2 - 2'Cr'tau"2'wt,'wtZ'z"2-
2' .. 'Cr'tau"2'wt"wtZ'z"2 _ Cn'tau"Z'wt,'wt2'zAJ -
Cr*lau"2'w1,'wtZ'z"J - a'Cr'tau"Z'wt"wt2'z A J) f 
(-4'Cn + 2'Cn'tau'wt' + 
(12'Cn + 4'Cr + 4'a'Cr - 2'Cn'tau'wt' - 2'a'Cr'tau'wt1)'z + 
(-12'Cn . B'er - S'a'Cr - 2'Cn'tau'w(1)'zA2 + 
(4'Cn + 4'Cr + 4'i!'Cr + l'Cn'lau'wt1 + 2'a'Cr'tau'w(1)'zA J) 
trns 
X=ExpandAll [trns J ; 
Y=Together [x]; 
NM=Collect [Numerator [Y] , zl 
DN=Collect [Denominator [Y] , zl 
invgainmofr=NM/DN 
{Cn*R2*tau"?*wt l *wt:::>. ~ (Cn*R2*t au "?*wtl*wt7. 
Cr*R2*tau"2*wt1*wt2 a*Cr*R2*tau "2*wt l *wt2) *z + 
( - : Cn*R2 * tau "'2 *wt 1 *wt?') 2*Cr*IO *tau"'2*wt 1 *wt2 
2*a*Cr*R2*tau"2*wt l *wt2 ) * z"' 2 + 
( - rCn *R2*tau "'2*wt1 *wt2 ) Cr*R2*tau"'2*wt1*wt;< 
a *C:::-*R;< *t au "'2 *wt1 *wt2) * z"J) I 
(- il*Cn*R1 4*Cn*R2 + 2*Cn*R1*ta·.l*wt1 - 2*Cn*R2*tau*wt1 
Cn*R1*tau"'2·wtl*wt2 + 
(12·Cn·R1 + 4* Cr*R1 + 4 *a* Cr*R1 + 12·Cn*R2 + 4*C,· R2 
4.a*Cr*R2 2·Cn*R1*tau*wt1 2*a*Cr·R1 *tau *wt1 
2 * Cn *R2 *tau *wt l 2 *a .Cr *R2 *tau *wt 1 
Cn*R1·tau"'2*wt 1 *wt2 + Cr·R1*tau"'2*wtl *wt2 • 
a*Cr.R1*tau"2* .... ·tl ·wt2) *z -
(-12*Cn*Rl - S·Cr*Rl 6*a*Cr*R1 12 · Cn* R2 6 *Cr*R2 
8 * a*Cr* R2 2·Cn*R1·tau*wt 1 - 2·Cn*R2*tau·wt1 + 
Cn*Rl.tau"2*wt l *wt 2 + 2*Cr*Rl*tau"2*wt1*wt2 + 
2*a · Cr ·Rl *tau"2*wt1 *wt2 ) ·z"'2 + 
(4 *Cn *R1 + 4*Cr*R1 + 4*a·Cr·Rl + 4*Cn*R2 + 4* Cr*R2 
4*a*C r .R2 + 2 *Cn·R1*tClU* .... ·t1 + 2*a*Cr·R1*tau*wtl 
2*Cn.R2*tau*wt1 + 2·a*Cr*R2·tau·wt1 + 
Cn*Rl*tau"2*wtl·wt2 + Cr*R1*tau"'2*wt l·wt2 










APPENDiX A: File # 6 
invgainmofr 
- 6 
( 0 000012 7 86 4 + 8 52 4 26 10 0. 000021310 7 z 
3 
0 . 0000 1 70485 z ) / 
-6 
(2. 61641 10 6 . 60892 10 
- 6 3 
6.40213 1 0 z ) 
- 6 2 
8 . 18 716 1 0 
ARIT _Numerator [invgainmofrl! (6.4 0 213 <r l 0A (- 6) <rz A3) ; 
ARIT1=Expand [ARI T1 : 
PAR=Denominator [invgainmofrl! (6 . 40213 <rl0 A ( - 6) <r z A3) ; 
PAR1.,Expand [PAR] ; 
trans fer=ARIT1 ! PAR1 
1.99721 1. 331 4 7 3. 32868 
-2 . 6629 5 + --- . ----
0 . 406678 0 . 10323 1 .2 7 8 6 2 
1. • --- - --- - ---
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C20Al : MOFR inverting circuit solution with capacitor 
r atio.::8 and gain",·lOO 
trns= (Aminu8*Rl) / ( - RI - Rl-Aminus*Rl) 
Aminus=-(Cn'tau A 2'wt1'wt2 + Cn'tau A 2'wt1'wt2'z. 
Cr>tau A 2'wt1'wt2'z. a'Cr'tau"2'wt1'wt2'z-
Cn'tau"2'wt1'wt2'z"2 . 2'Cr"tau"2'wt1'wt2'z"2 -
2'a'Cr'tau"2'wt1'wt2'z"'2· Gn'tau"2'wt1'wt2'z"3-
Cr'tau"'2'wt1'wt2'z"3 - a'Cr'tau"2'wt1'wt2'z"J) I 
(-4'Cn + 2'Cn'tau'wt1 + 
1i2'Cn'" 4'Cr+ 4'a'Cr - 2'Cn'tau'wt1 - 2'a'Cr'tau'w(1)'z + 
(-i2'Cn - S'Cr - S'a'Cr - 2'Cn'tau'wt1j'z"2 + 
(4'Cn + 4'Cr + 4'a'Cr + 2'Cn'tau'wt1 + 2'a'Cr'tau'wt1)'z"3) 
X=ExpandAll [trns]; 
Y", Together [xl; 
NM=Collect [Numerator [y] ,zl 
DN .. Collect [Denominator [Y] ,z] 
invgairunofr=NM/DN 
(Cn*R2*tau" 2*wtl *wt 2 + 
(Cn * R2 * lau"'2 *wtl *wt2 - Cr*R2 *tau"'2 *I·,tl *1·,l2 
a * Cr*R2* tau "' 2*Io.' t:' *Io.'t 2; *7. t 
(- (Cn*R2 * tau"'2 *wt l *wt2) 2*C::: *R 2*tau"'2* wtl*wt2 
2*a*Cr*R2*tau"' 2*wtl*wt2) *:;0:"'2 + 
(- (Cn*R2 * tau"' 2*wt l*wt21 - Cr*R2*tau "' 2* .... ·L l *wl2 
a*Cr*R2*ta'.l "'2*wtl*wt2) *z"'3) / 
( - 4*CE*R l - 4*Cn*R2 +- 2*Cn*Rl*tau *wtl +-
2 *C n*R2*tau *wLl Cn *Rl*tau"'2 *wtl *w t2-'-
{12*Cn*Rl +- 4*Cr*Rl t 4*a*Cr*Rl t 12 *Cn*R2 
4*C:::*R2 t 4*a*Cr*R2 - 2*Cn*Rl*ta'.l*wtl -
2 * a * C::: *Rl*tau*wLl 2*Cn*R2*tau*wtl-
2*a * Cr*R2*tau*wtl Cn*Rl *tau "' 2 *wtl*wt2 t 
Cr*Rl*tau"'2*wtl*wt2 t a*Cr*Rl*Lau"2*wtl *wt2j *z +-
( - 12*Cn *Rl 8*C:::*R1 8*a*Cr*R1 12 *Cn *R2 
8*Cr* R2 8*a*Cr*R2 - 2*Cn*Rl*tau*wt l -
2 * Cn *R2 *lau*wt l +- Cn*Rl*tau"2*wtl * Io.' t2 + 
2*Cr*R1 * tau"2*wtl *wt2 - 2*a*Cr*Rl* tau A 2*wt l *wt2) * 
z"'2 ... ( 4 *C:1*Rl +- 4*Cr*Rl +- 4*a*Cr*R1 +- 1*Cn*R2 ... 
4 * Cr*R2 +- 1 *<J. *Cr*R2 +- 2*Cn*R1*tau*wtl t 
2*a*Cr*Rl*tau*wtJ +- 2*Cn*R2*tau*wtl +-
2*a*Cr*R2*t.au*wt l +- C:l*Rl* tau"'2*wt l *wt 2 +-









APPENDIX A: File # 7 
R2::50000 ; 
invgainmofr 
(0 .0 0001 2 7 86 39 3 6 75 - 6 .3 9 3 19683 7500004 *10" -6 *z 
0.000 0 511 4 55 7 4700 0 0002 * z"2 
O. 000031965 9 8 4 18750001* z .o. 3 ) / 
(2. 61640 70 6325 *10 .0.- 6 3. 713 3 6 7 03 1 6 2 5002 *10 .o. - 6 * z 
0.0000107 16 8 1 5 2 53 * z " 2 + 0 . 00001 258095884 1 875* z .0. 3 ) 
ARIT",Numerator [invgainmofr] / (0 . 0000 1 258095 8 841875* z"J) ; 
ARIT1 _Expand [ARIT] ; 
PAR .. Denominator [invgainmofr] / (0. 0 0 00 1 258095 8 841875*z'""J) ; 
PAR1 ",Expand [PAR] ; 
transferc ARIT1/PAR1 
1 . 0 1 6 330.5081654 . 06532 
-2 .54082 + ----
3 
0 . 20 7 96 6 0 .2 95 1580.85182 8 
1. • - - - - --- - ---
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C20A1 l-10FR invertin~P=~::~~t AS·.c~F:,:L'Ch·t.:c"-:n WCC,,-Ch-CC-a-p-ac~ . .iC-t -o,- - -
ratio=0.1 and ga::'n= - lOO 
invmofr= (Cn*:'t2*tau"2*wtl *wt2 ~ (C'!1*R2* t au"2*wt l *Io.' t2 
C:c*H2*tau"2*wt:'*wt2 a*Cr*R2 * t au"2*wt1*wt2 ) *z ... 
(- (Cn*R2 *tau"2*wtl *wt2 ) 2 * Cr*R2*tau "2 * .... ·t 1 *wt2 
7.*a*Cr*R2*tau" 2*wt1*wt2l *z"2 ... 
( - (Cn*R2 *tau "2*wt 1 *wt2) C:c *R2*tau"2 *wt 1 *wt2 
a *Cr*R2 *lau " 2 *wtl *wt2} * z " )} / 
(-4*Cn *Rl - 4*Cn*R2 + 2*Cn*:;U*tau*Io.'t1 + 2*Cn*R2*tau*wtl 
Cn*Rl*tau"2*wt1*wt2 ... 
(12 *Cn*Rl - 4 * Cr*R1 ... 4*a*Cr*Rl ... 12*Cn*R2 + 4*Cr*R2 
4 * a * Cr*R2 2*Cn*R1 * tau *wtl - 2 * a * Cr*Rl*tau *wl1 
2 * Cn *R2 *tau*wt1 2 *a *Cr*H2*tau*wtl 
Cn*R1*tau"2*wt1 *wt2 ~ Cr * R1*tau"2· .... ·t1* .... ·t2 + 
a*Cr*Rl * tau"2*wt1*wt2l · z ... 
( - 1 2*Cn*R1 8*Cr*Rl 8 * a *Cr*R1 12*Cn*R2 ~ 8*Cr*R2 
fl*a*Cr* R2 2 * Cn*R1*tau*wtl 2*Cn*R2*tau*wt l + 
Cr.*Rl *tau"2 *wt1 *wt2 ... 2 * Cr*Rl*tau"2*wtl*wt2 ~ 
2*a*Cr*R1·tau A 2*wt1 *wt2) *z"2 ... 
(4*Cn*Rl ... 4 *Cr*R1 ... 4*a*Cr · R1 - '1*Cn*R2 + 4*Cr *R2 
4*a*Cr*R2 ... 2*Cn * R1*tau*wt1 ~ 2*a*Cr*Rl·tau*",·t1 
2*Cn*R2*tau.wtl ~ 2*a*C r *R2*tau*wtl ~ 
Cn*Rl *tau"2*wtl*wt2 ... Cr * Rl*tau"2*wtl*· .... t2 
a*Cr*R1*tau"2*wtl*wt2j * z"3); 









(0 OOOOD7864 0.0000104422 
3 
0.0000151306 z ) / 
0 . 0000174747 z 
.. 6 -6 2 
(2 .6 1641 10 2 . 6843] 10 
- 6 3 
5.60 771 1:) z) 
ARIT =Numerator [invmofr] / (5.60771'* 10'" (- 6) *z" 3) ; 
ARIT1=Expand [ARIT] I 
PAR,.Denominator [invmofr] / (5 60771 *1 0 " ( - 6) *z"3 ) ; 
PAR1=Expand [PAR] ; 
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trans f er _ARIT1 /PAR1 
2 .28 015 1. 86 212 3 . 116 2 
6981 7 + --- . - - --
3 2 
0.4 6 6 573 0 .047868 2 1.4019 8 
l. • - - - - --- - -
3 2 
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C2 0Al ; TSI, Real open loop and buffer 
transfer function 
Solve ({vout __ (va-vI) *A2, 
vl= = (vb-v21 1o'Al, 
(va-v21 * (-Cr · :/: " -1 ) =: (v2 -vI) * (Cn (1-:/:" -1) -a*Cr*:/: " -1 ) }, 
{vI, v2, vout} ] 
X .. ExpandAl1 [vout]; 
Y=Together (X] 
( -
( - Cn - 1 Cn*z) 
( Cr. - a*Cr + Cn*z ) 
- A1 * ( -Cn - )} 
ena :oCol1ect [Numerator [YI ,val 
duo ,.Co11ect [ena,vb] 
01pideal .. duo/Denominator [Y] 
AI : (wtl*tau/2) * (z+l) / (:/: - 1); 
A2 = (wt2*tau/2) * (z+l) / (z -l ); 
olpidea1 ; 
Xl=ExpandAll [olpideal ] ; 
YI_Together [Xl] 
a*Al *A2*Cr ~ Al*A2*C:1 * z)} 
Cn*z - Al*Cn*z) 
Y2. ExpandDenominator [Yl] 
enal_Co1 lect (Numerator [Y2] ,va] ; 
dual.Collect [ e nal,vb] i 
t r ia .. Collect [Denominator [Y2 ) , zl 
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olpreal tsi .. duol / tria; 
(vb* (Cn*tau"2*wtl*wt2 + Cr*tau"2*wtl*wt2 + 
a*Cr*tau"2*wtl*wt2 + Cn*tau"2*wtl*wt2*z + 
2*Cr*tau"2*wtl*wt2*z + 2*a*Cr*tau"2*wtl*wt2*z 
Cn*tau"2*wtl*wt2*z"2 + Cr*tau"2*wtl*wt2*z"2 + 
a*Cr*tau"2*wtl*wt2*z"2 - Cn*tau"2*wtl *wt2*z"3) + 
va* (2*Cn*tau*wt2 + 2*Cr*tau*wt2 + 2*a*Cr*tau*wt2 
Cn*tau"2*wtl*wt2 Cr*tau"2*wtl*wt2-
a*Cr*tau"2*wtl*wt2 - 2*Cn*tau*wt2*z -
Cn*tau"2*wtl *wt2*z 2*Cr*tau"2*wtl*wt2*z 
2*a*Cr*tau"2*wtl*wt2*z - 2*Cn*tau*wt2*z"2 
2*Cr*tau*wt2*z"2 - 2*a*Cr*tau*wt2*z"2 + 
Cn*tau"2 *wtl*wt2 * z"2 Cr*tau"2 *wtl *wt2 *z"2 
a*Cr*tau"2*wtl*wt2*z"2 + 2*Cn*tau*wt2*z"3 + 
Cn*tau"2*wtl*wt2*z"3» / 
(-4*Cn - 4*Cr - 4*a*Cr + 2*Cn*tau*wtl + 2*a*Cr*tau*wt l + 
(12*Cn + 8*Cr + 8*a*Cr - 2*Cn*tau*wtl) *z + 
( -12 *Cn - 4*Cr - 4*a*Cr - 2*Cn*tau*wtl 
2*a*Cr*tau*wtl) *z"2 + (4 *Cn + 2*Cn*tau*wtll*z"3l 
Apluaa(2*Cn*tau*wt2 + 2*Cr*tau*'wt2 + 2*a*Cr*tau*'wt2 
Cn*tau"2*wtl*wt2 - Cr*tau"2*wtl*wt2 • 
a*Cr*'tau"2*wtl*'wt2 • 2*'Cn*tau*wt2*z -
Cn*tau"2*wtl*wt2*z - 2*'Cr*tau"2*wtl*wt2*z -
2*a*'Cr*tau"2*wtl*wt2*z - 2*Cn*'tau*'wt2*'z"2 -
2*Cr*'tau*'wt2*z"2 - 2*a*Cr*tau*wt2*z"2 + 
Cn*tau"2*wtl*wt2*,z"2 - Cr*tau"2*wtl*wt2*z"2 
a*'Cr*'tau"2*wtl*'wt2*z"2 + 2*'Cn*tau*'wt2*'z"3 + 
Cn*tau "2 *wtl *wt2*z"3) / 
{-4*Cn - 4*Cr - 4*a*'Cr + 2*Cn*'tau*wtl + 2*a*'Cr*tau*wtl+ 
(12*Cn + a*Cr + 8*a*'Cr - 2*Cn*tau*wtl) *z + 
(-12*'Cn - 4*Cr - 4*a*Cr - 2*Cn*'tau*'wtl -
2*a*'Cr*tau*wtl) *'z"2 + (4*'Cn + 2*Cn*'tau*wtl) *'z"3); 
Aminus:- (Cn*tau"2*'wtl*wt2 + Cr*tau"2*wtl*wt2 + 
a*'Cr ft tau"2*wtl*wt2 + Cn*'tau"2*wtl*wt2*z + 
2*'Cr*'tau"2*wtl*'wt2*z + 2*'a*Cr*tau"2*wtl*'wt2*z -
Cnfttau"2ftwtl*wt2*z"2 + Cr*tau"2*wtl*wt2*z"2 + 
a*Cr*tau"2*wtl*wt2*z"2 _ Cn*tau"2*wtl*wt2*z"3) / 
{-4*Cn - 4*Cr - 4*a*Cr + 2*Cn*tau*wtl + 2*a*Cr*tau*wtl+ 
(12*Cn + a*Cr + a*a*Cr - 2*Cn*tau*wtl) *'z + 
(-12*Cn - 4*Cr - 4*a*Cr - 2*Cn*tau*wtl -
2*a*Cr*tau*wtl) *z"2 + (4*Cn + 2"Cn*tau*wtl) *z"3); 
trnso:Aplus/ (l+Aminus) 
X3:ExpandAll [trns] ; 
Y3~Together [X3] ; 
ena2.:Colleet [Nwnerator [Y3], z] ; 
duo2 .. Colleet [Denominator (Y3] ,z] ; 
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trans f er=ena2 / duo2 
(2 *Cn * tau *wt2 .;. 2*Cr*tau*;..'t2 .;. 2*a*Cr *tau* wt 2 
Cn*tau "' 2*wtl*wt2 - Cr*tau "" 2*wtl * wt2 
a*Cr*tau"2*wtl*wt2 + 
( - 2*Cn*tau *wt 2 Cn*tau"2*wtl*wt 2-
2*Cr*~ au A2*wt l *wt2 2*a*Cr*tau"2*wtl*wt2) *z + 
( - 2 *Cn* tdu*wt2 2*Cr*tau*wt2 2*a*Cr*tdu*wt2 
Cn*tau"2*wtl*wt2 - Cr *tau"'2*wtl*wt2 -
a*Cr*tau"2*wtl*wt2) *z"' 2 + 
(2*Cn*ta'.l*wt2 + Cn*tau A 2*wtl*wt2) *z" 3) I 
( -4"en - 'i "' er - 4*a*Cr + 2 *Cn* tau*wt l + 2 * a*Cr*tau·wtl 
Cn*tau"2*wtl*wt2 - Cr*tau"'2* wtl*w t2 -
a*Cr*tau"2*w~1*w~2 + 
(12*Cn + 8*Cr + 8*a*Cr ~ 2*Cn*tau*wt: 
Cn*tau A 2*wt l *wt2 - 2*Cr*t<lu"2*wt l *wt2 
2*a*Cr*tau"2*wtl*wt2) *z ... 
( - 12 * Cn 4·er - 4*a*Cr 2*Cn*tau*wtl 
2*a * Cr * tau*wtl + Cn*tau"' 2 *wtl*wt2 -
Cr*t:au"2 *wtl *wt 2 a * Cr * tau"2 *wtl*wt2) *z"2 + 
(4 * Cn + 2*Cn*ta":..l* wtl + Cn*tau A2*wt l *wt2) *ZA 3 ) 
w tl.,. 6 . 5285*10 "' 6 : 
wt2 .. 6 . 52 85 *1 0 " 6: 
Cr_1*10" ( - 12) ; 
Cn .. 6*10 A (- 1 2 ) ; 
a _ I ; 
t a u ., I *10" ( - 6 ) : 
transfer 
- 10 
( -2. 36514 1 0 5 .04"'CS 1 0 , . 6.60292 1 0 
3 
3.3'07 10 ) / 
-10 
( - 2 8 15 7 1 10 4 .1 6 55 5 1 0 9 . 1 3 75 1 1 0 
- 1 0 3 
3 . 5807 10 z) 
ARIT=Numerator [transferl! {3 .5807*10" {-10} *z"3} ; 
ARITl.,Expand [ARIT] ; 
PAR .. Denomina tor [transfer] / (3 5807*10 A (-10) *z "3) ; 
PARb .. Expand [PAR] 
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tbfnum_ARIT1/PAR1 
0.6605261 . 409 1 0 . 1844 03 
0 . 9 32 97 4 ---- - - -.---
0 . 786359 1. 16333 0.00255188 
1. - --- - --- - - ---
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with Cr=0.05 
Ap lua= (2*Cn*tau*wt2 + 2*Cr*tau*wt2 + 2*a*Cr*tau*wt2 
Cn*tau"2*wt1*wt2 Cr*tau"2*wt1*wt2-
a*Cr*tau"2*wtl*wt2 - 2*Cn*tau*wt2*z -
Cn*tau" 2*wtl*wt2*z - 2*Cr*tau"2*wtl*wt2*z -
2*a*Cr*tau"2*wtl*wt2*z - 2*Cn*tau*wt2*z"2 -
2*Cr*tau*wt2*z"2 - 2*a*Cr*tau*wt2*z"2 + 
Cn*tau"2*wtl*wt2*z"2 - Cr*tau"2*wt1*wt2*z"2 
a*Cr*tau"2*wtl*wt2*z"2 + 2*Cn*tau*wt2*z"3 + 
Cn*tau"2*wtl*wt2*z"3) / 
(-4*Cn - 4*Cr - 4*a*Cr + 2*Cn*tau*wtl + 2*a*Cr*tau*wt1+ 
(1 2*Cn + 8*Cr + 8*a*Cr - 2*Cn*tau*wt1) *z + 
(- 12*Cn - 4*Cr - 4*a*Cr - 2*Cn*tau*wt1 -
2*a*Cr*tau*wtl) *z"2 + (4*Cn + 2*Cn*tau*wt1) *z"3); 
Aminua=- (Cn*tau"2*wtl*wt2 + Cr*tau"2*wtl*wt2 + 
a*Cr*tau"2*wtl*wt2 + Cn*tau"2*wt1*wt2*z + 
2 *Cr*tau"2*wtl*wt2*z + 2*a*Cr*tau"2*wtl*wt2*z -
Cn*tau"2*wtl*wt2*z"2 + Cr*tau"2*wt1*wt2*z"2 + 
a*Cr*tau"2*wt1*wt2*z"2 - Cn*tau"2*wtl*wt2*z"3) / 
{-4 *Cn - 4*Cr - 4*a*Cr + 2*Cn*tau*wtl + 2*a*Cr*tau*wt1 
(1 2*Cn + 8*Cr + 8*a*Cr - 2*Cn*tau*wt1) *z + 
{- 12*Cn - 4*Cr - 4*a*Cr - 2*Cn*tau*wt1 -
2*a*Cr*tau*wt1)*z"2 + (4*Cn + 2*Cn*tau*wt1)*z"3); 
t rns=Aplus / (l+Aminus); 
X3 ", ExpandA1l [ trns] ; 
Y3 ,.,Together [x3] ; 
ena2 =Col1ect [Nwnerator [Y3] , z J ; 
duo2 =Collect [Denominator [Y3] , zl ; 
transfer=ena2/duo2 ; 
wtl=6.5285"'10"6; 
wt2=6 . 52 85*10"6; 
Cr"'O. 05 * 10" (-12); 
Cn_ 6"' 10 A ( - 12); 
a _ 1; 
tau=l*lO" (-6); 
APPENDIX A: File /I 10 
transfer 
- 10 - 10 - 10 2 
(-1 . 80342 10 3 . 42594 10 z + 1 . 71818 10 
- 1 0 3 
3. 3 407 Ie ) / 
( -2 05395 10 2 . 69794 10 z ... 1. 00071 10 
3 
3 . 5807 10 z) 
ARIT",Nwnera t or [transfer] / ( 3 5807*10" (- 1 0) *z"'3); 
ARITl .. Expand [ARIT) ; 
- 10 2 
PAR=Denominator [transfer) / (3 58 07 *1 0 " (-10) *z .... 3); 
PARl= Expand [PAR] ; 
tbfnwn=ARITl / PARl 
0 .5 03651 0.95678 0.479845 
0 . 932974 
0 . 5 7 3617 0 . 7 5 3468 0 .2 79473 
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ANALOG - DIGITAL MICROCHIP FAHRICATI01\ PARAMETERS 
FTI'ed to ece,nps.navy.mii on 12/13/93. 
ORBIT ELECTRICAL PARAMETERS 
2UM, DOUBLE METAL, DOUBLE POLY, N-WELL CMOS 
POLY 1 AND POLY 2 ACTIVE GATES 
POLY 11 2 CAPACITORS 
DEPLETION IMPLANT ADJUST FOR BURIED 
CHAN1\TEL POTEl'\'TTAL 
Al Oxide Thicknesses (Angstroms) 
A U Poly I gate oxide 
AI.2 Poly 2 gate oxide 
A. I.3 Field oxide (Poly 1 & 2 to Sub) 
A .1.4 Metal I to Poly 1&2 
A. l.5 Metal I to Sub 
A. I .6 Metal 1 to N+/p+ Duf 
A. I .7 Metal 2 to Metal I 
A. I .S Poly 1 to Poly 2 
A.2 Conductors 
A.2.t Poly 1 
A.2.2 Poly 2 
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:MIN TYP MAX 
370 400 430 
470 500 530 
5500 6000 6500 
8000 S500 9000 
13500 14500 15500 
8500 9000 9500 
6000 6500 7000 
G50 750 850 
3700 4000 4300 
3700 4000 4300 
A.2.3 Metal I 
A.2.4 Metal I 
B. TRANSISTOR SPEClFlCATIONS 
B.l P Channel Poly I 
B.U Threshold (volts) 
B. l.2 Gamma (volts **.) 
B.l.3 K'=uCox/2 (uA/v**2) (Vds=O.lV, Vgs==2-3V) 
B.l.4 Punchthrough for min. length channel (volts) 
B.1.5 Subthreshold slope (volts**-3/decade) 
B.1.6 Delta width == effective-mask (microns) 
B.1.7 Delta length ;: effective-mask (microns) 
B.2 P Channel Poly 2 
B.2.l Threshold (volts) 
B.2.2 Gamma (volts**.5 
B.2.3 K'=uCox/2 (uA/v**2) 
B.2A Punchthrough for min. length channel (volts) 
B.2.5 Subthreshold slope (volts**-3/decade) 
B.2 .6 Delta width::: effective-mask (microns) 
B.2.7 Delta length = effective-mask (microns) 
B.3 N Channel Poly 1 
B.3.1 Threshold (volts) 
B.3.2 Gamma (volts**.5) 
B.3.3 K'=ucox/2 (uA/v**2) (Vds=O.IV, Vgs=2-3V) 
B.3.4 Subthreshold slope (volts**-3/decade) 
B.3.5 Punchthrough for min. length channel (volts) 
B.3.6 Delta width == effective-mask (microns) 
B.3.7 Delta length:: effective-mask (microns) 
BA N Channel Poly 2 
B.4.l Threshold (volts) 
B.4.2 Gammll (volts**.5) 
B.4.3 K'=uCox/2 (uA/v**2) 
BAA Subthreshold slope (volts**-3/decade) 
BA.5 Punchthrough for min. length channel (volts) 
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5500 6000 6500 
10500 11500 12500 
-1.0 -0.75 -0.5 
.45 .55 65 
6.0 7.5 8.5 
·16 -14 ·10 
90 100 110 
-0.7 -0.4 -0.1 
-1.5 -1.15 -0.8 
0.5 0.6 OS 
5.0 6_0 7.0 
-16 -14 -10 
-0.8 -0.5 -0.2 
0.5 0.75 1.0 
.15 .25 .35 
20 23 26 
90 100 110 
10 14 16 
-0.7 -0.3 0 
0.7 1.1 1.4 
0.21 0.3 0.4 
IS 20 22 
10 14 16 
8.4.6 Delta width = effective-drawn (microns) 
E .4.7 Delta length = effective-drawn (microns) 
B.5 CCD Channel Potential (volts) 
8.5.1 Poly IVG=O 
B.5.2 Poly 2VG=O 
B.6 NPN Transistor in the N-well 
B.6.1 Beta= 80 to 200 at IB = 1 uA 
8.6.2 BVEEO= 10 Y 
8.6.3 BVCEO> -10 Y 
8 .6.4 BYCES> 10 Y 
8.6.5 BYCBO> -60 Y 
8.6.6 P-base Xj0.45 to 0.50 micron 
8 .6.7 N+eminer XjO.3 micron 
8.6.8 Rcoliectorl.O +/- 0.2 Kohm/sq 
B.6.9 P-base resistance1.2 +1- 0.2 Kohm/sq 
8.6.10 E!lfly Voltage> 30 V 
C. SHEET RESISTANCES (OHMS PER SQUARE) 
C. l P+ Active 
C.2 N+ Active 




-0.8 -0.4 -0. 1 
3.0 5.0 8.0 
3.0 5.0 8.0 
.MIN TYP MAX 
40 57 80 
20 28 40 
2000 2500 3000 
IS 21 30 
18 25 30 
C.S Meta.ll 
C.6 Metal2 
D. CONTACT RESISTANCE (OHMS) 
0.1 Metall to P+ Active 
0.2 Metall toN+Active 
0.3.1 Metall to Polyl 
0.3 .2 Metall to Poly2 
0.4 Metall to Metal2 
(single contact 2 by 2um) 
E. FIELD INVERSION AND BREAKDOWN VOLTAGES (VOLTS) 
E.l.l N Channel Polyl field inversion 
E.1.2 N Channel Po!y2 fi eld inversion 
E.2 N Channel Metall field inversion 
E.3 N Channel Metal2 field inversion 
E.4.1 Channel Poly l field inversion 
E.4.2 P Channel Poly2 field inversion 
E.S P Channel Metall field inversion 
E.6 P Channel Metal2 field inversion 
E.7.1 N Diffusion to substrate junction breakdown 
E.7.2 P Diffusion to substrate junction breakdown 
E.8 N-well to P- sub junction breakdown 
INTERLAYER CAPACITANCES 



















Capacitance Equiv. TItickness 
MIN MAX MIN MAX 
GATE OXIDE PLATE POLYl 78 90 370Ang 430Ang 
GATE OXIDE PLATE POLY2 64 70 470Ang 530Ang 
FIELD POLY \ TO SUBS FRINGE 
FIELD PQLY2 TO SUBS FRINGE 
POLY l TO POLY2 OVER ACTIVE 43 55 650 Ang 850 Ang 
POLY! TO POLY2 OVER FlELD 43 55 650 Ang 850 Ang 
METAL! TO ACTIVE PLATE 3.6 4.0 8500 Ang 9500 Ang 
METALl TO ACTIVE FRINGE 
METAL! TO SUBS PLATE 2.2 2.5 13500 Ang 15500 Ang 
METALl TO POLY PLATE 37 4.4 8000 AnS 9000 Ang 
METAL I TO POLY FRINGE 
METAL2 TO ACTIVE PLATE 1.9 2.4 14500 Ang 17500 Ang 
METAL2 TO ACTIVE FRINGE 
METAL2 TO SUBS PLATE 1.5 1.65 19500 Ang 22000 Ang 
METAL2 TO SUBS FRINGE 
METAL2 TO POLY PLATE 1.9 2.4 14500 Ang 17500 Ang 
METAL2 TO POLY FRINGE 
METAL2 TO METALl PLATE 4.6 5 .6 6000 Ang 7500 Ang 




MAGIC CELL LAYOUTS 
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, 
Figure ApC 2 Layout Geometry Of The Programmable Capacitor Ratio 
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Figure Ape 3 CMOS Operational Amplifier Used As The Main Building Block 
In The Implementation Of The Composite C20A - 1 
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Figure Ape 4 layout Geometry Of The Two Phase Non-Overlapping Clock 
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Figure ApC 5 The 2 Input NOR Gate Used In The Clock Circuit 
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Figure Ape 6 The Inverter Cell Layout Geometry 
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Figure Ape 7 Layout Geometry Of The Elementary Transmission Gate Used 
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Figure Ape 8 Layout Geometry Of The Transmission Gate Used As The Switch 
In The Implementation Of The TSI And MOFR Damping 
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A. SPICE 3C Simulation for the C - 20A - 1 TSI composil.e amplifier 
Results to the plot~ of the Figures 7.7 and 7.S 
** SPICE file created for circuit compampl 
** Technology: scmos 
** Orbit.nwell analog simulation parameters 
* March 1994 
* filename : comp l.cir 
* submitted by Raphael Anestis 
* N37C SPICE LEVEL 2 PARAMETERS 
.MODEL CMOSN NMOS LEVEL=2 PHI=O.600000 TOX=4.2IOOE-08 XJ=O.2000ooU TPU=l 
+ VTO=0.8673 DELTA=4.9450E+00 LD'="3.5223E-07 KP~.6728E-05 
+ UO,=,,569.7 UEXP=1.7090E-01 UCRIT=5.9350E+04 RSH=L9090E+Ol 
+ UA.\1MA=O.4655 NSUB'="4.391OE+15 NFS=1.980E+ll VMA.X.=5.751OE+04 
+ LAMBDA'="3.9720E-02 CGDO=4.3332E-1O CGS0=4.3332E-1O 
+ CGBO=3.5977E-1O CJ=L0096E-04 MJ=O.8119 CJSW=4.6983E-1O 
+ MJSW=O.323107 PB=O.800000 
,. Weff= Wdrawn - Delta_W 
'" The suggested Delta_W is -9.0180E-OS 
MODEL CMOSP PMOS LEVEL=2 PHI=O.600000TOX=4.2100E-OS X1=0.200000U ITG=-I 
+ VTO=-0.9506 DELTA=4.5950E+OO LD=3.72ooE-07 KP=I.6454E-05 
+ UO=2OO.6 UEXP=2.6690E-01 UCRIT=7.9260E+04 RSH~.9920E+01 
+ GAMM:A=O.6561 NSUB'="S.7250E+15 NFS'="3.27E+ll VMAX=9.9990E+05 
+ LAMBDA=4.5950E-02 CGDO=4.5769E-1O CGS0=4.5769E-1O 
+ CGBO=3.S123E-10 CJ=3.1469E-04 MJ=O.5687 CJSW=3.1456E- 10 
+ :MJSW=O.275S02 PB=O.800000 
* Weff = Wdrawn - Delta_ W 
'" The suggested Delta_ W is -2.2400E-07 
'" First set of 2 pass gates (switches) - The ACR TSI (right side) 
'" The I II is connected to the vin- of A2 
* IN] IN2 OUT PI P2 NFl NP2 
* 0 I II lOS1151l4113110 
M16 108 110 111132 CMOSPL=2.0U W=7.0U 
MI70 113 lOS 132 CMOSPL=2.0U W=7.0U 
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MI8 108 114 111 129 CMOSN 1.=2.0U W=4.0U 
M190 115 108 129 CMOSN L=2.0UW:=4.0U 
'" Second set of 2 pass gates (switches) - The ACR TSI (left side) 
'" The 116 is connected in the middle of the 2 TSI's 
'" INI IN2 OUT PI P2 NPI NP2 
'" 1I60 109115114113110 
M20 109 110 0 132 CMOSP L=2.0U W=7.0U 
M21 116113109 132 CMOSP L=2.0U W=7.0U 
M22 109 1140129 CMOSNL=2.0UWo:=4.0U 
M23 116115 109 129 CMOSN L=2.oUW:=4.0U 
'" The capacitor of the ACR TSI 
'" Simulation programmable ratio A set to 1 
CA 109 108 6P 
'" "'''''''*'''*''''''* '" "'''' '" "'*"'*"''''''' *'" '" '" '" "'''''''''' "'**"'''' "'**"'**"'''' "''''''' "'*"'''' '" "'*"'''' '" "'* "'*"'*"'''''''''' 
'" '" '" '" "''''* '" '" "'* '" "'''' "'"'** ****'" '" '" '" "'*"''''''' "'**** ** * *** ** "'* '" "''''*'''* *** ** '" * "'* "''''*** 
'" Third set of2 pass gates (switches) - The CR TS1 (right side) 
'" Again the 116 is connected in the middle of the 2 TSI's 
'" INI IN2 OUT PI P2 NPl NP2 
.. 0 116117115114113110 
M24 117 110116132 CMOSPL=2.0U W=7.0U 
M250 113 117 132 CMOSP1.=2.oU W=7.0U 
M26 117 114 116 129 CMOSN 1.=2.0U W=4.0U 
M270 115117 129 CMOSNL=2.0U W=4.0U 
* Pourth set of2 pass gates (switches) • The CR TS1 (left side) 
.. The 119 is connected to the vin+ of A2 
"' INI IN2 OUTPl P2 NP1 NP2 
.. 1190 118115114113110 
M28 lIB 1100 132 CMOSP L=2 .0U W=7.0U 
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M29 119113118132CMOSPL=2.0UW=7.0U 
M30 118 1140129 CMOSNL=2.0UW=4.0U 
.M3 1 119115118129CMOSN"L=2.0UW=4.0U 
'" The capacitor of the CR TST 
C 118 117 6P 
.... SUB CIRCUIT DEFL"l"LTION FOR THE TWO PHASE NON OVERLAPPING CLOCK 
.sUBCKT CLOCK 310 300 309 301 311 
'" 310 = master clock, 300 = PI, 309 = P2, 
*301=NPI,31 1 =NP2 
... .['-;37C SPICE LEVEL 2 PARAMETERS 
MODEL CMOSN NNIOS LEVEL=2 PHI=O.600000 TOX=4.2100E-08 XJ=O.200000UTPG=1 
+ VTO=O.8673 DELTA=4.9450E+OO LD=3.5223E-07 KP=4.672SE-05 
+ UO=569.7 UEXP=1.7090E-Ol UCRIT=5.9350Et-04 RSH=1.9090E+Ol 
+ OAMMA=O.4655 NSVB=4.39IOE+15 NFS=1.9S0B+11 VMAX=5.75IOE+04 
+ LAMBOA=3.9720E-02 COOO=4.3332E-1O CGS0=4.3332E-1O 
+ COBO=3.5977E-I0 C1=1.0096E-04 MJ=0.S119 CJSW=4.69S3E-IO 
+ MJSW=O.323107 PB=O.SOOOOO 
'" Weff = Wdrawn - Delta_ W 
'" The suggested Oelta_ W is -9.01S0E-OS 
.MODEL CMOSP PMOS LEVEL=2 PHI=O.600000 roX=4.2100E-OS XJ=0.200000U TPG=-1 
+ VTO=-0.9506 OELTA=4.5950E+OO LD=3.7200E-07 KP=1.6454E-05 
+ UO=200.6 UEXP=2.6690E-Ol UCRIT=7.9260E+04 RSH=4.9920E+Ol 
+ GAM:M:A=O.6561 NSUB=8.7250E+15 NFS=3.27B+11 VMAX=9.9990E+05 
+ LAMBOA=4.5950E-02 COOO=4.5769E-1O COS0=4.5769E-1O 
+ COBO=3.8123E-1O C1=3.1469E-04 Ml=O.5687 C1SW=3.1456E- IO 
+ MJSW=O.275802 PB=O.8000J0 
* Weff = Wdrawn - Delta_ W 
"The suggested Delta_W is -2.2400E-07 
*%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% 
* Power supplies 
VD013205 
VSS 1290-5 
MO 300 301 132 132 CMOSP 1.=2.0U W=2B.OU 
M1 129301300 129 CMOSN 1.=2.0U W=12.0U 
M2 301304132132 CMOSP 1.=2.0U W=2B.OU 
M3 129304301129 CMOSN 1.=2.0U W=12.0U 
M4 304 305 132 132 CMOSP 1.=2.0U W=14.0U 
M5 129305304 129 CMOSN 1.=2.0U W=t5.0U 
M6 305 306 132 132 CMOSP 1.=2.0U W=14.0U 
M7 129306305 129 CMOSN 1.=2.0U W=6.0U 
MB 132307 30B 132 CMOSP 1.=2.0U W=7.0U 
M9 30B 309 306 132 CMOSP 1.=2.0U W=7.0U 
MI0 306 307129129 CMOSN1.=2.0U W=3 .0U 
MIl 306309 129 129 CMOSN 1.=2.0U W=3.0U 
M 12 307 310132132 CMOSP1.=2.0UW:=7.0U 
M13 129310 307129 CMOSN1.=2.0U W=3.0U 
M14 309 311 132132 CMOSP 1.=2.0U W=2B.OU 
M15 129311 309 129 CMOSN1.=2.0UW=12.0U 
M16 311312132132 CMOSP 1.=2.0UW=2S.0U 
M17 129312311 129 CMOSN 1.=2.0U W=12.0U 
MIS 312 313132132 CMOSP1.=2.0U W=14.0U 
M19 1293133 12129 CMOSN1.=2.0U W=6.0U 
M20313 314132132 CMOSP L=2.0U W=14.0U 
M21 129314313 129 CMOSN 1.=2.0U W=6.0U 
M22 132310 315132 CMOSP L=2 .0U W=7.0U 
M23 315 300 314 132 CMOSP 1.=2.0U W=7.0U 
M24 314 310 129 129 CMOSN 1.=2.0U W=3.0U 
M25 314 300 129 129 CMOSN1.=2.0U W=3.0U 
'" PARAsmc CAPACITANCES FOR THE CLOCK CIRCUIT 
"' ''' NODE: 315 = 2_input_nof_l/S_33_14# 
CO 314 129 60F 
*'" NODE: 314 = inverter2_0/lN 
Cl 313 129 6SF 
*'" NODE: 313 = inverter2_1/lN 
C2 312 129 6SF 
"'* NODE: 312 = inverter4_2/IN 
C3 129 129 266F 
** NODE: \29 = Vss 
C4 309 129 125F 
"'''' NODE: 309 = P2 
C5 311 129 l1SF 
*'" NODE: 311 = NP2 
C6 310 129 28F 
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.... NODE:310::CLK 
•• NODE: 308 = 2_inpul_nor_D/8_33_14* 
C7 307 129 SOF 
n NODE: 307 = inverter_B/OUT 
C8 306 129 60F 
•• NODE: 306 = inverter2_2fIN 
C9 305 129 68F 
•• NODE: 305 = inverter2_3f[N 
C IO 304 129 68F 
.... NODE: 304 = invener4_011N 
e ll 300 129 12 1F 
•• NODE: 300 = PI 
el2 132 129 330F 
•• NODE: 132 = Vdd 
C13 301 129 121F 
... NODE: 301 = r-.'Pl 
..... NODE: O=GND! 
n NODE: 1 = Vdd! 
.ENDSCLOCK 
.. CMOS AMPLIFIER A2 
.. M57 130 131 1302 ecap L=29.0UW=392.0U 
... COMPENSATION CAPACITOR ee2 of A2 
e e2 130 131 SP 
... output = 131 = output of the composite 
... inverting input = 111 =output of Al and its feedback capacitor 
... non-inverting input = 119 = point a of the composite (+) 
M58 132 133 131 132 CMOSP bID.DU W=164.0U 
M59 134134132132 CMOSP 1..=1O.0U W=60.0U 
M60 133 129 130 132 CMOSP L=lO.OU W=lO.OU 
M61 131 135 129 129 CMQSN L--9.0U W=50,OU 
M62 135 136 129 129 CMOSN L=1O.0U W=71.0U 
M63 132 133 135 129 CMOSN L=1 76.0U W=1O.0U 
M64 137 136 129 129 CMOSN L=1O.0U W=53.0U 
M65 132 138 133 132 CMOSP L=1O.0U W=60.0U 




M69 134 134 136 129 CMOSNL=460.0U W=10.0U 
M70 129 136 136 129 CMOSN L=1O.0UW=27.0U 
* CMOS AMPLIFIER Al 
* M71139 111 1392 ecap L=29.0U W=392.0U 
* COMPENSATION CAPACITOR CC1 of Al 
CC1 139 1115P 
* Output = 111 -= inverting input of A2 = output of feedback capac. 
* inverting input = 116 = input of feedback cap.= middle of switches 
* non-inverting input = 146 = point b of the composite (-) 
M72 132 140 III 132 CMOSP L=1O.0U W=164.0U 
M73 141 141132 132 CMOSPL=1O.0U W=60.0U 
M74 140 129139132 CMOSPL-I0.0U W=1O.0U 
M75 III 142 129 129 CMOSN L--9.0U W=50.0U 
M76 142 143 129 129 CMOSN [.=.1O.0U W=71.0U 
M77 132 140 142 129 CMOSN L=176.0U W=lO.OU 
M78 144143 129 129 CMOSN L=1O.0UW=53.0U 
M79 132 145 140132 CMOSPL=1O.0U W=60.0U 
M80 145 145 132 132 CMOSP L=1O.0U W=60.0U 
M81 144 146 140 129 CMOSN L=1O.0U W=66.0U 
M82 145 116 144 129 CMOSN L=1O.0U W=66.0U 
M83 141141 143129 CMOSN L=460.0UW=IO.OU 
M84 129 143 143 129 CMOSN L=1O.0U W=27.0U 
* PARASmC CAPACITANCES FOR THE TWO CMOS AMPLIFIERS 
.. AND THEIR CONNECTIONS INSIDE THE CHIP 
* M85 111116 111 0 ecap L=44.0U W=466.0U 
CFl 116111 6P 
* Different from the individual CMOS amplifier Al 
co H6 n9955F 
** NODE: 116 = lNCFvin-of Al 
CI 146 129 22F 
** NODE: 146 = cmosopamp2_DNin+ of Al 
'" Same like the individual CMOS amplifie r Al 
C2 145 129 259F 
.. NODE: 145::: cmosopamp2_0/8_ lD_24* 
C3 144 129 235F 
.. NODE: 144::: cmosopamp2_018_ 45_301f 
C4 143 129 llSF 
"'* NODE: 143 = cmosopamp2_D!8_65_26# 
C5 142 129 192F 
.. NODE: 142::: cmosopamp2_0J8_63_34Q1; 
• Applies to connection between A 1 and A2 
C6 III 129 1374F 
*'" NODE: III ::: OUTCF::: OUTAI ::: vin of A2 
'" Same like the individual CMOS amplifier Ai 
CJ 139 129 119F 
"'* NODE: 139 = cmosopamp2_0/8_103_ 488# 
C8 141 129 436F 
•• NODE: 141 = cmosopamp2_0!8_80_83t 
C9 140 129 381F 
•• NODE: 140::: cmosopamp2_0J8_33_ 141# 
'" Applies to connections of A2 
C 10 129 129 921 F 
•• NODE: 129 :: inverter_3Nss 
e ll 119129 89F 
.. NODE: 119::: transgate_3flNl::: vin+ of A'1 
.. Same like the individual CMOS amplifier A2 
e 12 138 129 259F 
• • NODE: 138::: cmosopamp2_ 1/8_JO_24ft 
C13 137 129 235F 
•• NODE: 137 = cmosopamp2_1/8_ 45_30# 
Cl4 136 129 llSF 
** NODE: 136 = cmosopamp2_1!8_65_26# 
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C15 135129 192F 
"'''' NODE: 135::: cmosopamp2_1/8_63_340# 
'" Applies to connections of A2 
C16132 129 1385F 
"'''' NODE: 132 = cmosopamp2_1Ndd 
C17 131129 974F 
"'''' NODE: 131 = OUTA2 
'" Same like the individual CMOS amplifier A2 
CIS 130129 119F 
"'''' NODE: 130 = cmosopamp2_l/8_103_ 488# 
C19 134 129 436F 
"'''' NODE: 134 = cmosopamp2_1/8_S0_S3# 
C20 133 129 3S 1F 
"'''' NODE: 133::: cmosopamp2_lt8_33_14HI" 
'" Applies to the CR capacitor between switches 
C21 117129 141F 
** NODE: 117 = !NCR 
C22 liS 129 97F 
"'''' NODE: liS = OUTCR 
'" C23 126 129 I02F 
*'" NODE: 126::: tgatel _71NP2 
'" C24 127 1297SF 
** NODE: 127 = tgatel_7!P2 
'" C25 124 129 90P 
"'* NODE: 124 = tgatel_51NP2 
'" C26 125 129 63F 
** NODE: 125 = tgatel_51P2 
'" C27 122 129 5IF 
"'* NODE: 122 = tgatel_31NP2 
'" C2S 123 12945F 
** NODE: 123 = tgatel_31P2 
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... C29 120 129 68F 
** NODE: 120 = tgatel_l!NP2 
,. C30 128 129 68F 
** NODE: 128 = invener_3/Vdd 
·C3111112937F 
... NODE: 121 = tgate 1_l/P2 
.. C32 107 129 113F 
*'" NODE: 107 = tgatel_7/lN2 
... C33 105 129 205F 
•• NODE: 105 = tgatel_5/IN2 
... C34 100 129 173F 
.. NODE: 100 = tgatel_21IN2 
.. C35 101 129373F 
: •• ~.~~;;.~~~:.t!:!~-;.3f!1:; .. *** ••• * •• ***.* ••• * •• *.* •• *.** •••••••• 
... Applies to the capacitor ACR between the switches 
C36 108 129 214F 
.. NODE: 108 = INACR 
C38 109 129 272F 
"'* NODE: 109 = OUTACR 
'" C37 102 129300F 
... NODE: 102 = tgatel_l!IN2 
*C39 i03129712F 
** NODE: 103 = tgatel_O/IN2 
C40 115 129 76F 
•• NODE: 115 = transgate_3IP 1 
C41 114129 85F 
•• NODE: 114'" transgate_3!P2 
.. C42 112 129 167F 
.... NODE: 112 = transgate_3!IN2 
C43 113 129117F 
** NODE: 113 = transgate_3/NPI 
C44 110 129 129F 
.... NODE: 110 = transgate_3!NP2 
** NODE: 1 = Vdd! 
.. C45 147 12994F 
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'" C46 106 129 65F 
** NODE: 106 = tgatel_6/IN2 
'" C47 104 129 99F 
** NODE: 104 = tgatel_ 4/IN2 
** NODE: 0 = GND! 
'" "''''''' "'''''''''' "''''''''''''' '" '" '" '" '" '" '" '" "''''''''''''' "'''''''''' '" "'''''''''' '" "''''''''''''''''''' "''''''' '" "'''''''''' "'''''''''' '" "''''''''''''''''''' "'''' '" 
'" Power supplies for the chip 
VDD 13205 
VSS 1290-5 
'" Main circuit 
Xl 310 115 114113 110 CLOCK 
'" Signal supplies for the master clock circuit 
VCLK 310 0 PULSE (5 -5 O.Ous 2ns 2ns O.5us tOus) 
VINV 400 0 SIN(O 0.1 350KHz) 
'" VINV 400 0 AC O.OCX)l 
'" VINV 400 0 PULSE(1 -1 4us 2ns 2ns lOus 20us) 
VNONINV 11900 
'" Feedback in the negative configuration (Attention! of the composite) 
'" His thevin+ of Al 
RF 131 146 lOOK 
RIN 400 146 10K 
mAN .CXlO2us 20us 




B. SPTCE3C Simulation of the CMOS operational amplifier which was used in 
both configurations (ISI and MOFR), fnr the VLSI implementation of the compos-
ite amplifier C20A - 1 
Results to the plots of the Figure 7.9 
*'" SPICE fi le created for circuit cmosopamp2 
** Technology: scmos 
** orbit.nwell analog fabrication parameters 
* March 1994 
'" filename : cmosopampl 
'" submitted by Raphael Anestis 
'" N37C SPICE LEVEL 2 PARAMETERS 
MODEL CMOSN NMOS LEVEL=2 PHI=D.600000 TOX=4.2100E-08 XJ=D.200000U TPQ=1 
+ VTO=0.8673 DELTA=4.9450E+OO LD=3.5223E-07 KP=4.6728E-OS 
+ UO=569.7 UEXP=1.7090E-Ol VCRIT=5.9350E+04 RSH=1.9090E+Ol 
+ GAMMA=O.4655 NSUB=4.3910E+15 NFS=L980E+ll VMAX:.5.751OE+04 
+ LAMBDA=3.9720E-02 CGDO=4.3332E-IO CGS0=4.3332E-1O 
+ CGBO=3.5977E-1O Cl=1.0096E-04 MJ=O.8119 CJSW=4.6983E-1O 
+ MJSW=O.323107 PB=O.800000 
... Weff = Wdrawn - Delta_ W 
'" The suggested Delta_ W is ~9.0180E-08 
MODEL CMOSP PMOS LEVEL=2 PHI=O.6OOO'JOTOX=4.2100E-08 XJ=O.200000U TPG=-l 
+ VTO=-O.9506 DELTA=4.5950E+OCJ LD=3.72ooE-07 KP=I.6454E-05 
+ UO=2OO.6 UEXP=2.6690E-Ol UCRIT=7.9260E+04 RSH=4.9920E+01 
+ 0M1MA=O.6561 NSUB=8.7250E+15 NFS=3.27E+1l VMAX=9.9990E+05 
+ LMffiDA=4.5950E-02 COOO=4.5769E-1O C080=4.5769E-1O 
+ C080=3.8123E-1O CJ=3.1469E-04 MJ=O.5687 CJSW=3.1456E-1O 
+ M1SW=O.275802 PB=O.800000 
'" Weff = Wdrawn - Delta_ W 
.. The suggested Delta_ W is -2.24ooE-07 
.. Power supplies 
VDD 10205 
VSS 1050-5 
VINVERT 111 OAC 0.0001 
VNONINVERT 110 0 0 
.. VI:'l" 111 0 PULSE(l -1 4us 2ns 2ns lOus 20us) 
"' V!i\-Y 400 0 SIN(O 0.1 1OKfu:) 
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RF 1011 11 100K 
RIN 111400 10K 
** NODE: 0 = GND 
** NODE: I = Vdd 
** NODE: 2 = Error 
** MO 100 101 100 0 ecap L=29.0U W",392.0U 
Ml 102 103 101 102 CMOSP L=1O.0U W", I64.0U 
M2 104104 102 102 CMOSP L=1O.0U W",60.0U 
M3 103 105 100 102 CMOSP L=1O.0U W",1O.0U 
M4 101 106 105 105 CMOSN L--9.0U W",SO.OU 
M5 106 107 105 105 CMOSN L=1O.0U W",71.0U 
M6102103 106 105 CMOSNL=176.0U W"'IO.0U 
M7 lOS 107 lOS lOS CMOSN L=1O.0U W=S3.0U 
MS 102 109 103 102 CMOSP L=1O.0U W",6O.0U 
M9 109 109 102 102 CMOSP L=1O.0U W",60.0U 
MIO lOS 110 103 lOS CMOSN L=1O.0UW=66.0U 
Mll 109111 lOS 105 CMOSN L=1O.0U W=66.OU 
M12 104 104 107 lOS CMOSN L=46O.0U W:1O.0U 
M13 lOS 107 107 lOS CMOSN L=lO.OU W=27.0U 
* Compensation capacitor CC 
CC 100 IOI 5P 
CO 101 105 12F 
Cl 105 105375F 
** NODE: 105 = Vss 
** NODE: 111 = Vin-
** NODE: 110 = Vm+ 
C2 109 105 259F 
** NODE; 109 = 8_1o_24* 
C3 lOS 105 235F 
** NODE: lOS = S_ 45_301f 
C4 107 105 lISF 
*'" NODE: 107 = 8_65_26H 
C5 106 lOS 192F 
** NODE: 106'" 8_63_3401f 
C6 102 105 657F 
** NODE: 102 = Vdd 
C7 101 lOS 9S4F 
** NODE: 101::: 8_99_492'; 
C8 100 105 lI9F 
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** NODE: 100",8_103_488# 
C9 104 105 436F 
** NODE: 104 = 8_80_83# 
ClO 103 105 381F 
** NODE: 103 = 8_33_141# 
** NODE: 0 = GND! 
** NODE: 1 = Vdd! 
*.AC DEC 20 1 lOOOOOK 




C. SPICE3C Simulation for the two phase non - overlapping clock that whose pur-
pose was to provide the appropriate switching in both configurations (TSI and 
MOFR) for the VLSJ implementation of the composite amplifier C2QA _ 1 
Results to the plots of the Figure 7.6 
.... SPICE file created for circuit nvclk2 
** Technology: scmos 
** orbit.nweU analog fabrication parlUlleters 
.. March 1994 
.. filename: ph2nvclk = 2 phase non overlapping clock 
.. submitted by Raphael Anestis 
.. N37C SPICE LEVEL 2 PARAMETERS 
.MODEL CMOSN NMOS LEVEL=2 PHI=O.600000 TOX=4.2JOOE-08 XJ=O.200000U TPG=l 
+ VTO=O.8673 DELTA=4.9450E+OO LD",3 .5223E-07 KP=4.6728E-05 
+ UO=569.7 UEXP=1.7090E-Ol UCRIT=5.9350E+04 RSH=1.9090E+OJ 
+ GAMNfA=O.4655 NSUB=4.3910E+15 NFS:1.980E+11 VMAX=5 .75l0E+04 
+ LAMBDA=3.9720E-02 CGDO=4.3332E-1O CGS0=4.3332E-JO 
+ CGBO=3.5977E-IO CJ=l .OO96E-04 MJ=O.8119 CJSW=4.6983E- 1O 
+ MJSW=O.323107 PB=O.800J00 
.. Weff = Wdrawn - De1tll_ W 
.. The suggested Delta_ W is -9.0180E-08 
.MODEL CMOSP PMOS LEVEL=2 PHI=O.600000 TOX=4.2HXJE-08 X1=0.200000U TPG=-l 
+ VTO=-O.9506 DELTA=4.5950E-tOO LD=3.72ooE-07 KP=1.6454E-05 
+ UO=200.6 UEXP:2.6690E-Ol UCRIT=7.9260E+04 RSH=4 .9920E+Ol 
+ GAMMA=O.6561 NSUB=8.7250E+15 NFS=3.27E+1l VMAX=9.9990E+05 
+ LAMBDA=4.5950E-02 CGD0=4.5769E-1O CGS0=4.5769E-1O 
+ CGBO=3.8123E-1O CJ=3.1469E-04 MJ=O.5687 CJSW=3.l456E-1O 
+ MJSW=O.275802 PB=O.800J00 
.. Weff= Wdrllwn - Delta_W 
.. The suggested Delta_ W is -2.2400E-07 
.. Power supplies 
VDD 1020 5 
VSS 1030-5 
.. VCLK 1100 SIN(O 5100KHz) 
YIN 110 0 PULSE (5 -5 O.lus 2ns 2ns 0.5us 1.0us) 
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.. Circuit extracted with extlspice from the equivalent Magic file 
*", NODE: O=GND 
** NODE: 1 :: Vdd 
n NODE: 2 = Error 
MO 100 101102102 CMOSPL=2.0U W=28.0U 
Ml 103101 100 103 CMQSN L=2.0U W"'12.0U 
M2 101104102102 CMOSPL=2.0U W=18 .0U 
M3 103 104 101 103 CMOSNL=2.0U W=12.0U 
M4 104 105 102 102 CMOSPL=2.0U W=14.0U 
M5 103 105 104 103 CMOSN L=2.0U W=6.0U 
M6 105 106 102 102 CMOSP L=2 .0U W=14.0U 
M7 103 106 105 103 CMOSN L=2.0U W=6.0U 
M8 102 107 108 102 CMOSP L=2.0U W=7.0U 
M9 108 109 106 102 CMOSP b2.0U W=7.0U 
MiO 106 107 103 103 CMOSN L=2.0U W=3.0U 
MIII06109103103CMQSNL=2.0UW=3.0U 
Ml21071JO 102 J02CMOSPL=2 .0UW:7.0U 
M13 103 110 107 103 CMQSN L=2.0U W:3.0U 
M14 109 111102102 CMOSPL:2.0U W::::28.0U 
MIS 103 111109 103 CMOSN L=2.0U W=12.0U 
M161l1112102 i02CMOSPL=2.0UW=28.0U 
M17 103112 III i03CMOSNL=2.0U W=12.0U 
MI81J21131D2102CMOSPL=2.0UW=14.0U 
MI9 103 113 112 103 CMOSN L=2.0U W=6.0U 
M20 113 114 102 102 CMOSPL=2.0U W=14.0U 
M2 1 103114113103 CMOSN L=2.0U W=6.0U 
M22 102110 115 102 CMOSPL:2.0U W=7.0U 
M23 115 100 114 102 CMOSPL=2.0U W=7.0U 
M24 114 110 103 103 CMOSN L=2.0U W=3.0U 
M25 114 100 103 103 CMOSN L=2 .0U W=3.0U 
•• NODE: 115:: 2_input_nor_l/8_33_ 14it 
CO 114 10360F 
•• NODE: 114:: inverter2_0/IN 
Cl 113 10368F 
•• NODE: 113:: inverter2_1/IN 
C2 112 10368F 
.. NODE: 112:: inverter4_2/IN 
C3 103 103 266F 
.. NODE: 103:: Vss 
C4 109 103 125F 
•• NODE: 109 = P2 
C5 11 1 103118F 
··NODE: 111::NP2 
C6 110 103 28F 
• • NODE: 110:: CLK 
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** NODE: 108 = 2_inpuI_nor_O/8_33_14# 
C7 107 103 SOP 
** NODE: 107:= inverter_8/0UT 
C8 106 103 60F 
** NODE: 106 = inverter2_2/IN 
C9 lOS 103 68F 
** NODE: lOS = inverter2_3/IN 
ClO 104 103 68F 
** NODE: 104 = inverter4_0/IN 
Cll 100 103 121F 
** NODE: 100 = P I 
Cl2 102 103330F 
** NODE: 102 = Vdd 
CI3 101 103 121F 
** NODE: 101 = NFl 
** NODE: 0 = GNDI 
** NODE: 1 = Vdd! 




D. SPICE3C Simulation for the inverters that were used as a main building block 
of the digital part of the fabricated microchip 
Results to the plot of the Figure 7.5 
.... SPICE file created for circuit inverter4 
... Technology: scmos 
... orbit.nwell analog simulation parameters 
.. March 1994 
• filename : inverter4.cir 
• submitted by Raphael Anestis 
• N37C SPICE LEVEL 2 PARAMETERS 
.MODEL CMOSN NMOS LEVEL=2 Plll=O.6OOJO() TOX=4.2HXJE-08 XJ=O.200000U TPG= 1 
+ VTO=0.8673 DELTA=4.9450E+OO LD=3.5223E-07 KP=4.6728E-05 
+ UO=569 .7 UEXP=1.7090E-01 UCRIT=5,9350E+04 RSH=L9090E+O l 
+ GAM\1:A=O,4655 NSUB =4.39IOE+15 NFS =L980E+11 VMAX=5.7S10E+04 
+ LAMBDA=3.9720E-02 CGDO=4.3332E-1O CGSO=4.3332E-1O 
+ CGBO=3.5977E-1O Cl=L0096E-04 MJ=O.81 19 CJSW=4.6983E-1O 
+ MJSW=O.323107 PB=O.800000 
• Weff = Wdrawn - Delta_ W 
• The suggested Delta_W is -9.0180E-08 
.MODEL CMOSP PMOS LEVEL=2 PHl=O.6OOJO() TOX=4.2100E-08 XJ=0.200000U TPG=- I 
+ VTO=-0.9S06 DELTA=4.59S0E+OO LD=3.72ooE-07 KP= I.6454E-OS 
+ UO=2OO.6 UEXP=2.6690E-O l UCRIT=7.9260E+04 RSH=4.9920E+0 1 
+ GAMMA=O.6561 NSUB=8.7250E+15 NFS=3.27E+1I VMAX=9.9990E+05 
+ LA.MBDA=4.S950E-02 CGDO=4.5769E-!0 CGSO=4.5769E-1O 
+ CGBO=3.8123E-IO Cl=3.1469E-04 MJ=O.5687 CJSW=3.1456E-1O 
+ MJSW:ooO.275802 PB=O.800000 
• Weff = Wdrawn - Delta_ W 
.. The suggested Delta_W is -2.2400E-07 
'"* NODE: 0 = GND 
.... NODE: 1 = Vdd 
.'" NODE: 2 = Error 
... Power supplies 
VDS 102 1035.0 
'" input signals 
ViN 101 0 
* Main circuit 
MO 100 101 102 1 CMOSP 1..=2.0U W=28.0U 
Ml 103 101 100 0 CMOSN 1..=2.0U W=12.0U 
CO 1030 24F 
** NODE: 103"" Vss 
Cl 1000 96F 
** NODE: 100 = OUT 
C2102042F 
** NODE: 102 = Vdd 
** NODE: 101 = IN 
** NODE: 0 = GND! 
** NODE: 1 = Vddl 
* ******************************************************************** 
* Simulation parameters 




E. SPICE3C Simulatinn for the elementary transmis..~i(ln gate that was used in all 
switches of both cunfigurations (TSI and MOFR), fur the VLSI implementation of 
the composite amplifier C20A - I 
This simulation is the analog check that the gate passes correctly ones and zeros 
It is also simulated by ESIM:, the plot is not included. 
"'* SPICE file created for circuit tgatel 
** Technology: scmos 
** orbit.nwell analog fabrication parameters 
* March 1994 
.. filename: tgate l 
.. submitted by Raphael Anestis 
.. N37C SPICE LEVEL 2 PARA.,\.fETERS 
MODEL CMOSN NMOS LEVEL=2 PHl=().600000 TOX=4.2100E-08 XJ=O.200000U TPG= ! 
+ VTO=0.8673 DELTA=4.9450E+<Xl LD=3.5223E-07 KP=4.6728E-05 
+ UO=569 .7 UEXP=1.7090E-OI UCRIT=5 .9350E+04 RSH=1.9090E+Ql 
+ GAMMA=D.4655 NSVB=4J91OE+15 NFS = 1.980E+ll VMAX=5.7510E+Q4 
+ LAMBDA=3.9720E-02 CGDO=4.3332E-1O CGS0:=4J332E-1O 
+ CGBO=3.5977E-1O CJ=:<L0096E-04 MJ=O.8119 CJSW"'-4.6983E-1O 
+ MJSW=O.323107 PB=O.8001Xl0 
'" Weff = Wdrawn - Delta_ W 
'" The suggested Delta_ W is -9.01S0E-OS 
.MODEL CMOSP PMOS LEVEL=2 PHI=O.600000 TOX=4.21OClE-OS X1=0.200000U TPG=-I 
+ VTO=-O.9506 DELTA=4.59S0B+OO LD=3.7200E-07 KP=I.64S4E-OS 
+ UO=200.6 UEXP=2.6690E-Ol UCRIT=7.9260E+04 RSH"'-4.9920E+Ol 
+ GA..\1M:A=O.6S61 "NSUB=8.72S0E+lS NFS=3.27E+11 VMAX=9.9990E+OS 
+ LAMBDA=4.5950E-02 CGDO=4.5769E-1O CGS0"'-4.5769E-\0 
+ CGBO=3.8123E- 1O CJ:=:3 .1469E-04 MJ=O.S687 CJSW=3.14S6E-1O 
+ MJSW=O.275802 PB=O.800000 
'" Weff = Wdrawn - Delta_ W 
* The suggested Delta_W is -2.2400E-07 
* Power supplies 
VP2 1030S.0 
VNP2 101 00.0 
* Input signals 
VIN 1020 PULSE (S -S O.lus 2ns 2ns O.Sus I.Ous) 
'" Main circuit 
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** NODE: 0 = GNO 
"'''' NODE: 1 = Vdd 
** NODE: 2 = Error 
MO 100 101 102 1 CMOSP L:02.0U W=7.0U 
Ml 100 103 1020 CMOSN L:02.0U W=4.0U 
** NODE: 103 = P2 
CO l00029F 
** NODE: 100 = OUT 
Cl 1020 29F 
** NODE: 102 == IN2 
"'''' NODE: 101 = NP2 
** NODE: 0 = GND! 
** NODE: 1 = Vdd! 
'" "''''''' ''' ''''''''''''''''''''''''''''''''''''''' '''''' '''''''''''''''''''''''''''''''''*''''''''''''''''''''''''*'''********'''*'''*'''"'*"''''*'''*'''''' 
'" Simulation parameters 
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